# Data Sheet 

## Features

- Generates clock signals at power-up per user defined custom OTP (One Time Programmable) configuration
- Dynamically configurable via SPI/I2C interface and volatile configuration registers
- Four independently programmable clock generators output any clock rate from 1 kHz to 750 MHz (precision) / 350 MHz (general purpose)
- Precision clock generators output clocks with jitter below 0.7 ps RMS for 10 G PHYs
- General purpose clock generators output a wide range of digital bus clocks
- Operates from a single crystal resonator, clock oscillator or voltage controlled oscillator
- Supports programmable frequency offsets for clock margining; or for use as a digitally controlled oscillator
- Eight LVPECL outputs; max rate 750 MHz
- Four LVCMOS outputs; max rate 177.5 MHz

| Ordering Information |
| :---: |
| ZL30230GGG2 100 Pin LBGA $^{*} \quad 11 \mathrm{mmx} 11 \mathrm{~mm}$ Trays 2015 |
| $*$ *Pb Free Tin/Silver/Copper |
| $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

- Eight outputs configurable as LVCMOS at $3.3 / 2.5 / 1.8$ or 1.5 V , max rate 160 MHz ; or LVDS/LVPECL/HCSL, max rate 350 MHz


## Applications

- Timing for NPUs, FPGAs, Ethernet switches and PCle switches
- Timing for 10 Gigabit CDRs, Rapid-IO, PCle, Serial MII, Star Fabric, Fibre Channel, XAUI
- Processor clock, Processor bus clock, SDRAM clock, DDR clock


Figure 1 - Functional Block Diagram

## Table of Contents

1.0 Pin Diagram ..... 8
2.0 Pin Description ..... 9
3.0 Application Example ..... 13
4.0 Functional Description ..... 14
4.1 Frequency Synthesis Engine ..... 14
4.2 Dividers and Skew Management ..... 14
4.3 Output Multiplexer ..... 15
4.4 Output Drivers ..... 16
4.4.1 Programmable Single Ended Driver - Slew Rate Control ..... 18
4.5 Master Clock Interface. ..... 19
4.6 Clock Oscillator and Crystal Circuit ..... 19
4.7 Power Up/Down Sequence ..... 20
4.8 Power Supply Filtering ..... 20
4.9 Power on Reset and Initialization Circuit ..... 21
4.10 Ultra Low Jitter Synthesizer Filter Components and Recommended Layout ..... 22
5.0 Configuration and Control ..... 23
5.1 Configuration Registers ..... 23
5.1.1 Default Configuration ..... 23
5.1.2 Custom OTP Configuration ..... 23
5.1.3 SPI/I2C Configuration ..... 23
5.2 Output Multiplexer Configuration and Programmability ..... 23
5.3 Synthesizers Configuration and Programmability ..... 23
5.4 Output Dividers and Skew Management Configuration and Programmability ..... 23
5.5 Output Drivers configuration and Programmability ..... 23
5.6 GPIO Configuration and Programmability ..... 24
6.0 Host Interface ..... 27
6.1 Serial Peripheral Interface ..... 27
6.1.1 Least Significant Bit (LSB) First Transmission Mode ..... 28
6.1.2 Most Significant Bit (MSB) First Transmission Mode ..... 28
6.1.3 SPI Burst Mode Operation ..... 29
6.1.4 I2C Interface. ..... 29
7.0 Register Map ..... 31
8.0 Detailed Register Map ..... 39
9.0 AC and DC Electrical Characteristics ..... 105
10.0 Performance Characterization ..... 115
10.1 Output Clocks RMS Jitter Generation ..... 115
10.2 Output Clocks Cycle-to-Cycle Jitter Generation ..... 116
11.0 Thermal Characteristics ..... 116
12.0 Mechanical Drawing ..... 117
13.0 Package Markings ..... 118
13.1 100-pin BGA. Package Top Mark Format ..... 118

## List of Figures

Figure 1 - Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Figure 2 - Package Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Figure 3 - Application Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Figure 4 - Output Clock Muxing Configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Figure 5 - Terminating LVPECL Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 6 - Terminating AC coupled LVPECL Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Figure 7 - Terminating LVCMOS Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Figure 8 - Terminating LVDS Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Figure 9 - Terminating HCSL Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Figure 10 - Clock Oscillator Circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 11 - Typical Power-Up Reset and Configuration Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 12 - APLL Filter Component Values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 13 - Recommended Layout for Loop Filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 14 - Serial Interface Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Figure 15 - Serial Peripheral Interface Functional Waveforms - LSB First Mode . . . . . . . . . . . . . . . . . . . . . . . . 28
Figure 16 - Serial Peripheral Interface Functional Waveforms - MSB First Mode . . . . . . . . . . . . . . . . . . . . . . . . 28
Figure 17 - Example of a Burst Mode Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Figure 18-I2C Data Write Protocol. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Figure 19- I2C Data Read Protocol. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Figure 20- I2C 7-bit Slave Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Figure 21 - I2C Data Write Burst Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Figure 22 - I2C Data Read Burst Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Figure 23 - Accessing Multi-byte Register Values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Figure 24 - Timing Parameter Measurement Voltage Levels. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110
Figure 25 - Output Timing Referenced To hpclkout0/clkout0. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111
Figure 26 - Serial Peripheral Interface Timing - LSB First Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112
Figure 27 - Serial Peripheral Interface Timing - MSB First Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113
Figure 28 - I2C Serial Microport Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114
Figure 29 - Non-customized Device Top Mark. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118
Figure 30 - Custom Factory Programmed Device Top Mark . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118

## List of Tables

Table 1 - Pin Description .....  9
Table 2 - Slew Rate Control Limits Versus Output Clock Rise/Fall Times ..... 19
Table 3 - Master Clock Frequency Selection ..... 20
Table 4 - Serial Interface Selection ..... 27
Table 5 - Register Map ..... 33
Table 6 - Serial Peripheral Interface Timing. ..... 112
Table 7 - I2C Serial Microport Timing ..... 114
Table 8 - Jitter Generation Specifications - HPDIFF Outputs ..... 115
Table 9 - Jitter Generation Specifications - HPOUT Outputs ..... 115
Table 10 - Jitter Generation Specifications - Configurable Outputs driven from High Performance Synthesizers - Differential Mode ..... 115
Table 11 - Jitter Generation Specifications - Configurable Outputs driven from General Purpose Synthesizers - Differential Mode ..... 115
Table 12 - Jitter Generation Specifications - HPDIFF Outputs ..... 116
Table 13 - Thermal Data ..... 116
Table 14-Package Marking Legend ..... 118

## Change Summary

Below are the changes from the June 2012 issue to the March 2015 issue.

| Page | Item | Change |
| :---: | :--- | :--- |
| 1 | Ordering Information | Removed ZL30230GGG (leaded version) from the <br> ordering information |
| 23 | Custom OTP Configuration | Removed reference to ZLAN-301 |
| 118 | 13.0, "Package Markings" | Added section 13 for package markings |

Below are the changes from the January 2012 issue to the June 2012 issue.

| Page | Item | Change |
| :---: | :--- | :--- |
| 36 <br> and <br> 91 | Register 0xC6 - Chip_revision_2 | Updated chip_revision to 0x03 |
| 111 | Output to output alignment | Updated limits for touT20UTD to $+/-1$ ns |

Below are the changes from the December 2011 issue to the January 2012 issue.

| Page | Item | Change |
| :---: | :--- | :--- |
| 31 | Procedure for writing registers | Added a new procedure to update registers |
| 32 | Reading from Sticky Read registers | Updated Sticky read Procedure |
| 32 | Time between two write accesses to <br> the same register | Changed wait time from 200ms to 8ms, added 0x0D as <br> register not requiring wait time |
| 39 | Register 0x00 - id_reg | Updated chip_revision bits |
| 39 | Register 0x0D - Sticky_r_lock | Updated Description |
| 36, <br> 91 | Register 0xC6 - Chip_revision_2 | Added register 0xC6 |

Below are the changes from the July 2011 issue to the December 2011 issue.

| Page | Item | Change |
| :---: | :--- | :--- |
| 32 | Reading from Sticky Read registers | Updated Sticky read Procedure |
| 39 | Register 0x00 - id_reg | updated ready_indication description |
| 39 | Register 0x0D - sticky_r_lock | added register |
| 87 | Register 0xB7 - synth2_stop_clock | Bits[3:2] - changed outclk2 to outclk1 <br> Bits[5:4] - changed outclk3 to outclk2 |
| 103 | Register 0xF7 - spurs_suppression | updated spurs_suppression description |
| 117 | Mechanical Drawing | repalced drawing to reflect correct package description |

Below are the changes from the June 2011 issue to the July 2011 issue.

| Page | Item | Change |
| :---: | :---: | :---: |
| 1 | Feature | OTP feature is added |
| $\begin{gathered} \hline 1, \\ 9,14 \\ 16, \\ 23, \\ 23, \\ 111 \end{gathered}$ | All items related the maximum rate of differential output clocks | The maximum rate is updated from 720 MHz to 750 MHz |
| $\begin{gathered} 9, \\ 10, \\ 20, \\ 21, \\ 27, \\ 39 \end{gathered}$ | All items related waiting time after pwr_b pin goes high during reset procedure | Waiting time after pwr_b pin goes high is changed from 30 ms to 50 ms |
| 14 | Section 4.0 | Updated for OTP feature |
| 23 | Section 5.0 | - Section 5.1, 5.1.1, 5.1.2, 5.1.3 and 5.1.4 are updated for three configuration methods:Default configuration, OTP configuration, and SPI/I2C configuration <br> - Original section 5.1.1, 5.1.2, 5.1.3, and 5.1.4 are changed to section $5.2,5.3,5.4$, and 5.5 |
| 31 | Section 7.0 | For page_register at address $0 \times 7 \mathrm{~F}$, there is no waiting time required between two write accesses. |
| 33 | Table-5 | - Table description is updated for OTP feature <br> - Register $0 \times 01,0 \times 0 \mathrm{E}$ and $0 \times 0 \mathrm{~F}$ are added <br> - Heading of first column is changed from "Page_Addr" to "Reg_Addr" |
| 39 | Section 8.0 | Detailed description for new register 0x01, 0x0E, and $0 \times 0 \mathrm{~F}$ are added |
| 55 | Detailed Register Map | "Page_Address" is changed to "Register_Address" for registers which addresses are from $0 \times 80$ to $0 \times 91$ |
| 56 | Register synth0_post_div_C | Bit[15:0]: note added for odd post divider |
| 58 | Register synth0_post_div_D | Bit[15:0]: note added for odd post divider |
| 61 | Register synth1_post_div_C | Bit[15:0]: note added for odd post divider |
| 63 | Register synth1_post_div_D | Bit[15:0]: note added for odd post divider |
| 105 | DC Electrical Characteristics -Power Core | - "Power for Each Synthesis Engine" is changed to <br> "Current for Each Synthesis Engine" <br> - "PSYN" is changed to "ISYN" |
| 108 | DC Electrical Characteristics - High Performance Outputs | Note added for differential output voltage when differential frequency is higher than 720 MHz |


| Page | Item | Change |
| :---: | :--- | :--- |
| 105 | DC Electrical Characteristics | All "AV $\mathrm{DD}_{\mathrm{DD}}$ וo" symbols are replaced with "AV $\mathrm{DD}^{\prime}$ |
| 115 | Output Clocks Jitter Generation | Jitter measurement filter for 77.76 MHz is changed <br> from "12kHz-5MHz" to "12kHz-20MHz" |
| 116 | Section 11.0 | Note added for Tjmax |

Below are the changes from the January 2011 issue to the June 2011 issue

| Page | Item | Change |
| :---: | :--- | :--- |
| 1 | Ordering Information | Corrected package description in ordering information <br> to LBGA. |
| 115 | Section 10.1 | Section name was renamed to "Output Clocks RMS <br> Jitter Generation". |
| 116 | Section 10.2 | Table 12 was created for cycle-to-cycle jitter <br> generation. |
| 110 | Section 12.0 | Replaced drawing to reflect correct package <br> description. |

Below are the changes from the November 2010 issue to the January 2011 issue.

| Page | Item | Change |
| :---: | :--- | :--- |
| 6 | Figure 2 | Names of pin B5, B6, H5, and H6 are changed from <br> AVcore to Vcore |
| 10 | Table 1 | Names of pin B5, B6, H5, and H6 are changed from <br> AVcore to Vcore, and they are merged to the same <br> entry with pin D5, G5, and G6. Layout application note <br> is referred |
| 25 | 6.1 Serial Peripheral Interface | SPI burst mode operation description is added |
| 27 | Figure 17 | Example of a Burst Mode Operation is added |
| 98 | Table - Recommended Operating <br> Conditions | Row 2, AVcore is removed from the "Sym" column |
| 104 | Table - AC Electrical Characteristics* <br> - Outputs | Row 3, clock duty cycle is changed from "43\%-57\%" to <br> "45\%-55\%" |
| 104 | Table - AC Electrical Characteristics** <br> - Outputs | Row 4, note "From 0.2AVDD-IO to 0.8AVDD-IO" is <br> removed |

### 1.0 Pin Diagram



1 - A1 corner is identified by metallized markings.
Figure 2 - Package Description

### 2.0 Pin Description

All device inputs and output are LVCMOS unless it was specifically stated to be differential.

| Ball \# | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| Output Clocks |  |  |  |
| $\begin{gathered} \text { J1 } \\ \text { J2 } \\ \text { K1 } \\ \text { K2 } \\ \text { K9 } \\ \text { K10 } \\ \text { J10 } \\ \text { J9 } \end{gathered}$ | outclk0 outclk1 outclk2 outclk3 outclk4 outclk5 outclk6 outclk7 | O | Output Clock 0 to 7 . Configurable output clocks. These can be configured as single ended or differential ( $0 \& 1,2 \& 3,4 \& 5,6 \& 7$ ) <br> Maximum frequency limit on single ended LVCMOS outputs is 160 MHz , and 350 MHz on differential outputs. |
| $\begin{gathered} \text { G2 } \\ \text { G1 } \\ \text { G9 } \\ \text { G10 } \end{gathered}$ | hpoutclk0 hpoutclk1 hpoutclk2 hpoutclk3 | O | High Performance Output Clock 0 to 3. This output can be configured to provide any one of the single ended high performance clock outputs. <br> Maximum frequency limit on single ended LVCMOS outputs is 177.5 MHz |
| E1 E2 <br> D1 <br> D2 <br> C1 <br> C2 <br> A1 <br> B1 <br> E10 <br> E9 <br> D10 <br> D9 <br> C10 <br> C9 <br> A10 <br> B10 | hpdiff0_p hpdiff0_n <br> hpdiff1_p <br> hpdiff1_n <br> hpdiff2_p <br> hpdiff2_n <br> hpdiff3_p <br> hpdif3_n <br> hpdiff4_p <br> hpdiff4_n <br> hpdiff5_p <br> hpdiff5_n <br> hpdiff6_p <br> hpdiff6_n <br> hpdiff7_p <br> hpdif7_n | O | High Performance Differential Output Clock 0 to 7 (LVPECL). This output can be configured to provide any one of the available high performance differential output clocks. <br> Maximum frequency limit on differential outputs is 750 MHz |

## Control and Status

| B7 | pwr_b | I | Power-on Reset. A logic low at this input resets the device. To ensure <br> proper operation, the device must be reset after power-up. The pwr_b <br> pin should be held low for 2 ms. Following a reset, the input reference <br> source and output clocks are phase aligned. This pin is internally pulled- <br> up to $V_{\text {DD. User }}$ can access device registers either 50 ms after <br> pwr_b goes high, or after bit 7 in register at address $0 \times 00$ goes high <br> which can be determined by polling the register at address $0 \times 00$. |
| :---: | :---: | :---: | :--- |

Table 1 - Pin Description

| Ball \# | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| C7 F7 G7 F8 F3 C4 F1 E4 E7 G3 H7 D7 | gpio0 <br> gpio1 <br> gpio2 <br> gpio3 <br> gpio4 <br> gpio5 <br> gpio6 <br> gpio7 <br> gpio8 <br> gpio9 <br> gpio10 <br> gpio11 | I/O | General Purpose Input and Output pins. These are general purpose pins managed by the internal processor based on device configuration. Other status and control pins could be muxed to become part of the available GPIO pins. <br> Recommended usage of GPIO include: <br> - Differential output clock enable (per output or as a bank of 2 or 4 outputs) <br> - High performance LVCMOS outputs enable <br> - Microport interface protocol I2C or SPI <br> - Master Clock frequency rate <br> Pins 5:0 are internally pulled down to GND and pins 11:6 are internally pulled up to $\mathrm{V}_{\mathrm{DD}}$. <br> If not used GPIO can be kept unconnected. <br> After power on reset, device GPIO[0,1,3,4,5] configure some of device basic functions, GPIO[3] set I2C or SPI control mode, GPIO[1,0] set master clock rate selection. The GPIO[0,1,3] pins must be either pulled low or high with an external $1 \mathrm{~K} \Omega$ resistor as needed for their assigned functions at reset; or they must be driven low or high for 50 ms after reset, and released and used for normal GPIO functions. <br> The GPIO[4,5] pins must be either pulled low with external $1 \mathrm{~K} \Omega$ resistors; or they must be driven low for 50 ms after reset, and then released and used for normal GPIO functions. |
| Host Interface |  |  |  |
| F10 | sck_scl | I/O | Clock for Serial Interface. Provides clock for serial micro-port interface. This pin is also the serial clock line (SCL) when the host interface is configured for I2C mode. As an input this pin is internally pulled up to $V_{D D}$. |
| G4 | si_sda | I/O | Serial Interface Input. Serial interface input stream. The serial data stream holds the access command, the address and the write data bits. This pin is also the serial data line (SDA) when host interface is configured for I2C mode. This pin is internally pulled up to $\mathrm{V}_{\mathrm{DD}}$. |
| F4 | so_asel1 | I/O | Serial Interface Output. Serial interface output stream. As an output the serial stream holds the read data bits. This pin is also the I2C address select when host interface is configured for I2C mode. |
| G8 | cs_b_asel0 | 1 | Chip Select for Serial Interface. Serial interface chip select, this is an active low signal. This pin is also the I2C address select when host interface is configured for I2C mode. This pin is internally pulled up to $V_{D D}$. |

Table 1 - Pin Description (continued)

| Ball \# | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| APLL Loop Filter |  |  |  |
| A3 | filter1 | A | External Analog PLL1 Loop Filter terminal. |
| B3 | filter1_ref | A | Analog PLL1 External Loop Filter Reference. |
| A8 | filter2 | A | External Analog PLL2 Loop Filter terminal. |
| B8 | filter2_ref | A | Analog PLL2 External Loop Filter Reference. |
| JTAG (IEEE 1149.1) and Test |  |  |  |
| D4 | test_en | I | Test Mode Enable. A logic high at this pin enables device test modes. This pin is internally pulled down to GND. Connect this pin to GND. |
| C5 | at | A-I/O | Analog PLL Test. Test pin for analog PLL. |
| J3 | tdo | $\bigcirc$ | Test Serial Data Out. JTAG serial data is output on this pin on the falling edge of tck. This pin is held in high impedance state when JTAG scan is not enabled. |
| K8 | tdi | 1 | Test Serial Data In. JTAG serial test instructions and data are shifted in on this pin. This pin is internally pulled up to $V_{D D}$. If this pin is not used then it should be left unconnected. |
| K3 | trst_b | 1 | Test Reset. Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin should be pulsed low on power-up to ensure that the device is in the normal functional state. This pin is internally pulled up to VDD. If this pin is not used then it should be connected to GND. |
| H4 | tck | 1 | Test Clock. Provides the clock to the JTAG test logic. This pin is internally pulled up to $\mathrm{V}_{\mathrm{DD}}$. This pin is internally pulled up to VDD. If this pin is not used then it should be connected to GND. |
| J8 | tms | 1 | Test Mode Select. JTAG signal that controls the state transitions of the TAP controller. This pin is internally pulled up to $V_{D D}$. If this pin is not used then it should be left unconnected. |
| Master Clock |  |  |  |
| A5 | osco | A-O | Oscillator Master Clock. For crystal operation, a crystal is connected from this pin to osci. Not suitable for driving other devices. For clock oscillator operation, this pin is left unconnected. |
| A6 | osci | 1 | Oscillator Master Clock. For crystal operation, a crystal is connected from this pin to osco. For clock oscillator operation, this pin is connected to a clock source. |
| Miscellaneous |  |  |  |
| J4 K4 J5 K5 K6 J6 K7 J7 | IC |  | Internal Connect. Connect to GND. |

Table 1 - Pin Description (continued)

| Ball \# | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| Power and Ground |  |  |  |
| D6 | $\mathrm{V}_{\text {DD-IO }}$ |  | Positive Supply Voltage IO. $3.3 \mathrm{~V}_{\text {DC }}$ nominal. |
| H1 | B1V $\mathrm{DD-IO}$ |  | Bank 1 Positive Supply Voltage 10 . Output group specific $+3.3 / 2.5 / 1.8 / 1.5 \mathrm{~V}_{\mathrm{DC}}$ nominal. |
| H10 | $B 2 V_{\text {DD-IO }}$ |  | Bank 2 Positive Supply Voltage 10 . Output group specific $+3.3 / 2.5 / 1.8 / 1.5 \mathrm{~V}_{\mathrm{DC}}$ nominal. |
| B5 B6 D5 G5 G6 H5 H6 | $\mathrm{V}_{\text {CORE }}$ |  | Positive Supply Voltage. $+1.8 \mathrm{~V}_{\mathrm{DC}}$ nominal. <br> These pins should not be connected together on the board. Please refer to ZLAN-269 for recommendations |
| B4 D3 D8 E3 E8 F2 F9 | $\mathrm{AV}_{\mathrm{DD}}$ |  | Positive Analog Supply Voltage. $+3.3 \mathrm{~V}_{\mathrm{DC}}$ nominal. |
| C6 E5 E6 F5 F6 | $\mathrm{V}_{\mathrm{SS}}$ |  | Ground. 0 Volts. |
| A2 A4 A7 A9 B2 B9 C3 C8 H2 H3 H8 H9 | $\mathrm{AV}_{\text {SS }}$ |  | Analog Ground. 0 Volts. |

Table 1 - Pin Description (continued)

### 3.0 Application Example

The device has multiple independent clock synthesizers, all locked to the external xtal or oscillator. The device will generate all the clocks that drive the different components on the PCB.


Figure 3-Application Diagram

### 4.0 Functional Description

The functional block diagram of the ZL30230 is shown in Figure 1.
The ZL30230 is a programmable clock generator that can be configured by any of the following methods: power-up with its default configuration; power-up with a custom OTP (One Time Programmable) configuration; after power-up it can be dynamically configured via the SPI/I2C port. Configurations set via the SPI/I2C port are volatile and will need to rewritten if the device is reset or powered-down. The SPI/I2C port is also used to access the status registers.

The ZL30230 has four independently programmable clock generators. Two of the clock generators output precision clocks of up to 750 MHz with jitter below 0.7 ps RMS; and two of the clock generators output general purpose clocks of up to 350 MHz with jitter below 20ps RMS. The ZL30230 uses a single master clock based on a crystal resonator, a clock oscillator or a voltage controlled oscillator. All of the clocks output by the ZL30230 will have the same PPM (Parts Per Million) frequency accuracy as the master clock source.
The ZL30230 precision synthesizers can be programmed to generate any frequency between $1,000 \mathrm{MHz}$ and $1,500 \mathrm{MHz}$; and the general purpose synthesizers can be programmed to generate any frequency between 500 MHz and 750 MHz . The frequency resolution of the synthesizers is much less than 1 PPB (Parts Per Billion).

Each synthesizer is followed by four independently programmable 23 bit even/odd post dividers. For skew management purposes, the post dividers feeding the single ended or configurable outputs can impose a phase shift on their output clock signals with resolution equal to a single period of their respective synthesizers' clocks.

All of the ZL30230 clock generators have the same PPM frequency accuracy as the master clock source and therefore the frequency relationships between the clock generators can be programmed exactly. It is possible, for example, to have one generator output 625 MHz for $10 \mathrm{GBASE}-\mathrm{T}$ while another generator outputs 625 MHz * 66/64 * 255/237 for 10GBASE-T over OTN (Optical Transport Network). The clock generators will not drift or slip with respect to each other.

Clocks from the two precision clock generators can be output on LVPECL or LVCMOS outputs, and they can be routed to configurable outputs that can be differential (LVPECL, LVDS, or HCSL) or single ended (LVCMOS or LVTTL) with programmable slew rates.

Clocks from the two general purpose clock generators can be output on configurable outputs that can be differential (LVPECL, LVDS, or HCSL) or single ended (LVCMOS or LVTTL); the single ended outputs have programmable slew rates.

The ZL30230 provides ten GPIO pins that can be used as enable pins for the hpout and hpdiff outputs; they can also be used enable or stop the output clocks from the post dividers on a falling or rising edge.

The detailed operation of the ZL30230 is described in the following sections.

### 4.1 Frequency Synthesis Engine

The device frequency synthesis engine is comprised of a hardware DCO and an analog jitter filtering APLL with built-in digital jitter attenuation scheme. It has two ultra low jitter frequency synthesis engines that can generate output clocks which meet the jitter generation requirements detailed in section 10.0, "Performance Characterization".

### 4.2 Dividers and Skew Management

The device has 4 independent dividers associated with each frequency synthesis engine.
The divider engines associated with the high performance differential outputs generate output clocks between 1 kHz and 750 MHz with $50 \%$ duty cycle. The other divider engines generate output clocks between 1 kHz and 177.5 MHz for high performance LVCMOS outputs and 160 MHz for single ended configurable outputs with $50 \%$ duty cycle. When configurable outputs are in differential mode, the maximum frequency is 350 MHz .

The divider modules generating the single ended output clocks provides the ability to manage the phase skew of the output clock by a coarse step equal to the internal high speed clock period.

The single ended generated output clocks can be stopped either on rising or falling edge (programmed through serial interface or GPIO). The device can be configured to adjust the phase skew of single ended clocks in steps of sub high speed synthesizer clock cycle.

### 4.3 Output Multiplexer

Figure 4 shows the multiplexing configuration supported.


Figure 4 - Output Clock Muxing Configuration

### 4.4 Output Drivers

The device has 8 high performance (HP) differential (LVPECL) outputs.
The device has 4 high performance (HP) single ended (LVCMOS) outputs.
The device also has 2 banks of configurable output drivers. Each bank can be set as a 4 single ended drivers (LVCMOS or LVTTL) or as a 2 differential output drivers (LVPECL, LVDS, HSTL or HCSL). Each output bank has its own power supply pins, such that each bank of 4 single ended drivers can be set to operate in 3.3 V , $2.5 \mathrm{~V}, 1.8 \mathrm{~V}$ or 1.5 V mode.

High Performance (HP) single ended driver (LVCMOS) supports the jitter specification detailed in section 10.0, "Performance Characterization" and a maximum speed of 177.5 MHz .

The high performance (HP) differential driver (LVPECL) supports the jitter specification detailed in section 10.0, "Performance Characterization" and a maximum speed of 750 MHz .

LVPECL outputs should be terminated as shown in Figure 5. Terminating resistors provide $50 \Omega$ equivalent Thevenin termination as well as biasing for the output LVPECL driver. Terminating resistors should be placed as close as possible to input pins of the LVPECL receiver. If the LVPECL receiver has internal biasing then AC coupling capacitors should be added.


Figure 5 - Terminating LVPECL Outputs

If the transmission line is required to be AC coupled then the termination shown in Figure 6 should be implemented. $200 \Omega$ resistors are used to provide DC biasing for LVPECL driver. Both AC coupling capacitor and biasing resistors should be placed as close as possible to output pins.

Thevenin termination (127 $\Omega$ and $82 \Omega$ resistors) provide $50 \Omega$ termination as well as biasing of the input LVPECL receiver. If the LVPECL receiver has internal DC biasing then the line should be terminated with $100 \Omega$ termination resistor between positive and negative input. In both cases termination resistors should be places as close as possible to the LVPECL receiver pins. Some LVPECL receivers have internal biasing and termination. In this case no external termination should be present.


Figure 6 - Terminating AC coupled LVPECL Outputs

High performance LVCMOS outputs (hpoutclkx) should be terminated at the source with $22 \Omega$ resistor as shown in Figure 7. The same type of termination should be used for configurable outputs when they are set to be LVCMOS.


Figure 7 - Terminating LVCMOS Outputs

If the configurable output drivers are programmed to be LVDS, the termination in Figure 8 should be used.


Figure 8 - Terminating LVDS Outputs

When configurable outputs are set to be HCSL, the termination shown in Figure 9 should be used.


Figure 9 - Terminating HCSL Outputs

### 4.4.1 Programmable Single Ended Driver - Slew Rate Control

The following are the motivation for fast slew rate:

- Buffer high speed single ended (CMOS) output clock (up to 160 MHz ) and/or
- Buffer single ended (CMOS) output clock on a large output load (up to 30 pf)
- Provide rail to rail single ended output clock for any selection of output drive supply voltage (1.5, 1.8, 2.5, 3.3 Volt)

Motivation for medium slew rate:

- Maintain limited output clock ringing and PCB output clocks cross modulation when driving low speed output clock or when small load is present at the output

Each of the available single ended output of the device has 2 available slew rate control limits. These limits are user selectable based on: output clock speed, expected output load or output supply voltage. Table 2 details the limits and the expected output clock slew rates.

|  | Slew Rate <br> for Fast Slew |  | Slew Rate <br> for Medium Slew |  |
| :--- | :---: | :---: | :---: | :---: |
| Expected Load | 10 pF | 20 pF | 10 pF | 20 pF |
| Output Clock 80 MHz or less | $1.62 \mathrm{~V} / \mathrm{ns}$ | $1.47 \mathrm{~V} / \mathrm{ns}$ | $0.93 \mathrm{~V} / \mathrm{ns}$ | $0.96 \mathrm{~V} / \mathrm{ns}$ |
| Output Clock 160 MHz or less | $1.58 \mathrm{~V} / \mathrm{ns}$ | $1.38 \mathrm{~V} / \mathrm{ns}$ | $1.09 \mathrm{~V} / \mathrm{ns}$ | $1.08 \mathrm{~V} / \mathrm{ns}$ |

Table 2 - Slew Rate Control Limits Versus Output Clock Rise/Fall Times

### 4.5 Master Clock Interface

The master oscillator determines the device free-run frequency accuracy and holdover stability. The reference monitor circuitry also uses this frequency as its point of reference ( 0 ppm ) when making frequency measurements. The master clock interface was designed to accept either a free-running clock oscillator (XO) or a crystal (XTAL). Refer to Application Note ZLAN-68 for a list of recommended clock oscillators and crystals.

### 4.6 Clock Oscillator and Crystal Circuit

When using a clock oscillator as the master timing source, connect the oscillator's output clock to the osci pin as shown in Figure 10. The connection to osci should be direct and not AC coupled. The osco pin must be left unconnected.

When using crystal resonator as the master timing source, connect crystal between osci and osco pins as shown in Figure 10. Crystal should have bias resistor of $1 \mathrm{M} \Omega$ and load capacitances C 1 and C 2 . Value of load capacitances is dependent on crystal and should be as per crystal datasheet. Crystal should be a fundamental mode type -- not an overtone. See ZLAN-68 for crystal recommendation.


Figure 10-Clock Oscillator Circuit

The device internal system clocks are generated off the device master clock input (Oscillator or a crystal employing an on-chip buffer/driver). The master clock selection is done at start-up using the available GPIO pins, right after pwr_b get de-asserted. To select 24.576 MHz oscillator, GPIO[1:0] pins need to be held high for 50 ms after the de-assertion of pwr_b, after which time they can be released and used as any other GPIO. Alternatively, these pins can be pulled high with $1 \mathrm{~K} \Omega$ resistors.

| GPIO [1:0] | Master Clock Frequency |
| :---: | :---: |
| 0 | reserved |
| 1 | reserved |
| 2 | reserved |
| 3 | 24.576 MHz |

Table 3 - Master Clock Frequency Selection

### 4.7 Power Up/Down Sequence

The 3.3 V supply should be powered before or simultaneously with the 1.8 V supply. The 1.8 V supply must never be greater than the 3.3 V supply by more than 0.3 V . The $1.5 \mathrm{~V} / 1.8 \mathrm{~V} / 2.5 \mathrm{~V} / 3.3 \mathrm{~V}$ configurable output supply must never be greater than the 3.3 V supply by more than 0.3 V .

The power-down sequence is less critical, however it should be performed in the reverse order to reduce transient currents that consume power.

### 4.8 Power Supply Filtering

Jitter levels on the output clocks may increase if the device is exposed to excessive noise on its power pins. For optimal jitter performance, the device should be isolated from noise on power planes connected to its 3.3 V and 1.8 V supply pins. For recommended common layout practices, refer to Application Note ZLAN-269.

### 4.9 Power on Reset and Initialization Circuit

To ensure proper operation, the device must be reset by holding the pwr_b pin low for at least 2 ms after power-up when 3.3 V and 1.8 V supplies are stable. Following reset, the device will operate under specified default settings.

The reset pin can be controlled with on-board system reset circuitry or by using a stand-alone power-up reset circuit as shown in Figure 11. This circuit provides approximately 2 ms of reset low time. The pwr_b input has Schmidt trigger properties to prevent level bouncing.


Figure 11 - Typical Power-Up Reset and Configuration Circuit
General purpose pins gpio[0,1,3,4,5] are used to configure device on the power up. They have to be pulled up/down with $1 \mathrm{~K} \Omega$ resistors as shown in Figure 11 or they can be pulsed low/high during the pwr_b low pulse and kept at the same level for at least 50 ms after pwr_b goes high. After 50 ms they can be released and used as general purpose I/O as described in Section 5.0.

By default all outputs are disabled to allow user first to program required frequencies for different outputs and then to enable corresponding outputs. During the prototype phase, hardware designer can verity if the device is working properly even before software driver is implemented just by pulling up gpio2 pin which enables hpdiff0 output (generates 622.08 MHz by default).

### 4.10 Ultra Low Jitter Synthesizer Filter Components and Recommended Layout

The low jitter APLL has an on-chip loop filter, but for optimal APLL jitter performance external loop filter is recommended, the following component values are recommended:


Figure 12-APLL Filter Component Values
Recommended layout for loop filters is shown in Figure 13:


Figure 13 - Recommended Layout for Loop Filters

### 5.0 Configuration and Control

### 5.1 Configuration Registers

The ZL30230 configuration is composed of $253 \times 8$ bits. The configuration registers are assigned their values by any of the following three methods:

1) Default configuration
2) Custom OTP (One Time Programmable) configuration
3) $\mathrm{SPI} / \mathrm{I} 2 \mathrm{C}$ configuration

### 5.1.1 Default Configuration

At power-up the device sets its configuration registers to the default reset values.

### 5.1.2 Custom OTP Configuration

At power-up the device sets it configuration registers to the user defined custom configuration values stored in its one time programmable memory. Custom configurations can be generated using Microsemiès Clockcenter GUI (ZLS30CLKCTR). For custom configured devices contact your local Microsemi Field Applications Engineer or Sales Manager.

### 5.1.3 SPI/I2C Configuration

After power-up the values of R/W type configuration registers can be dynamically written via the SPI/I2C port. Configurations set via the SPI/I2C port are volatile and will need to rewritten if the device is reset or powereddown.

### 5.2 Output Multiplexer Configuration and Programmability

The following is the set of parameters that are configurable:

- Output multiplexer configuration
- Start or Stop clock.


### 5.3 Synthesizers Configuration and Programmability

The following is the set of parameters that are configurable:

- Synthesizer 0 and 1 output frequency between 1.0 GHz and 1.5 GHz
- Synthesizer 2 and 3 output frequency between 500 MHz and 750 MHz .
- Synthesizers $0,1,2,3$ high speed output clock, defined as a 1 kHz multiple and 1 kHz multiple with $\mathrm{M} / \mathrm{N}$ ratio


### 5.4 Output Dividers and Skew Management Configuration and Programmability

The following is the set of parameters that are configurable:

- Post divider enable/disable
- Divider ratio (2 different setting, independent for each one of the divider outputs)
- Output phase shift value (skew)


### 5.5 Output Drivers configuration and Programmability

The following is the set of parameters that are configurable:

- Output driver Enable/Disable
- Output driver mode (single ended or differential)
- Single ended driver slew rate control (medium and fast)
- Differential driver mode (LVPECL)


### 5.6 GPIO Configuration and Programmability

The device GPIO is mapped by the SPI/I2C programmability. The following is an example of control signals that can be supported:

- Differential output clock enable (per output or as a bank of 2 or 4 outputs)
- Host Interrupt Output: flags changes of device status prompting the processor to read the enabled interrupt service registers (ISR).
- Output clock stop/start
- Microport Interface Protocol I2C or SPI

The following table defines the function of the GPIO pin when configured as a control pin. Configuring the value in bit 6:0 in GPIO configuration registers enables the stated function.

| Value | Name | Description |  |
| :---: | :--- | :--- | :---: |
| Default |  | GPIO pin defined as an input and no function assigned to it. |  |
| 0x00 | default | This signal is OR-ed with the 'Syntheizer0 Post Divider C stop clock' <br> bit1 in the 'Synthesizer0 and Synthesizer1 Post Dividers stop clock' <br> register. |  |
| Synthesizer Post Divider | Same description as Stop output clock Synthesizer0 Post Divider C <br> bit1 |  |  |
| 0x44 | Stop output clock from <br> Synthesizer0 Post Divider <br> bit1 | 0x45 <br> Stop output clock from <br> Synthesizer0 Post Divider C <br> bit0 |  |
| 0x46 | Stop output clock from <br> Synthesizer0 Post Divider D <br> bit1 | Same description as Stop output clock Synthesizer0 Post Divider C <br> bit1 |  |
| 0x47 | Stop output clock from <br> Synthesizer0 Post Divider D <br> bit0 | Same description as Stop output clock Synthesizer0 Post Divider C <br> bit1 |  |
| 0x4C | Stop output clock from <br> Synthesizer1 Post Divider C <br> bit1 | Same description as Stop output clock Synthesizer0 Post Divider C <br> bit1 |  |
| 0x4D | Stop output clock from <br> Synthesizer1 Post Divider C <br> bit0 | Same description as Stop output clock Synthesizer0 Post Divider C <br> bit1 |  |
| 0x4E | Stop output clock from <br> Synthesizer1 Post Divider D <br> bit1 | Same description as Stop output clock Synthesizer0 Post Divider C <br> bit1 |  |
| 0x4F | Stop output clock from <br> Synthesizer1 Post Divider D <br> bit0 | Same description as Stop output clock Synthesizer0 Post Divider C <br> bit1 |  |


| Value | Name | Description |
| :---: | :--- | :--- |
| $0 \times 50$ | Stop output clock from <br> Synthesizer2 Post Divider A <br> bit1 | Same description as Stop output clock Synthesizer0 Post Divider C <br> bit1 |
| $0 \times 51$ | Stop output clock from <br> Synthesizer2 Post Divider A <br> bit0 | Same description as Stop output clock Synthesizer0 Post Divider C <br> bit1 |
| $0 \times 52$ | Stop output clock from <br> Synthesizer2 Post Divider B <br> bit1 | Same description as Stop output clock Synthesizer0 Post Divider C <br> bit1 |
| $0 \times 53$ | Stop output clock from <br> Synthesizer2 Post Divider B <br> bit0 | Same description as Stop output clock Synthesizer0 Post Divider C <br> bit1 |
| $0 \times 54$ | Stop output clock from <br> Synthesizer2 Post Divider C <br> bit1 | Same description as Stop output clock Synthesizer0 Post Divider C <br> bit1 |
| $0 \times 55$ | Stop output clock from <br> Synthesizer2 Post Divider C <br> bit0 | Same description as Stop output clock Synthesizer0 Post Divider C <br> bit1 |
| $0 \times 56$ | Stop output clock from <br> Synthesizer2 Post Divider D <br> bit1 | Same description as Stop output clock Synthesizer0 Post Divider C <br> bit1 |
| $0 \times 57$ | Stop output clock from <br> Synthesizer2 Post Divider D <br> bit0 | Same description as Stop output clock Synthesizer0 Post Divider C <br> bit1 |
| $0 \times 58$ | Stop output clock from <br> Synthesizer3 Post Divider A <br> bit1 | Same description as Stop output clock Synthesizer0 Post Divider C <br> bit1 |
| $0 \times 59$ | Stop output clock from <br> Synthesizer3 Post Divider A <br> bit0 | Same description as Stop output clock Synthesizer0 Post Divider C <br> bit1 |
| Syit0 |  |  |


| Value | Name | Description |
| :---: | :--- | :--- |
| $0 \times 5$ E | Stop output clock from <br> Synthesizer3 Post Divider D <br> bit1 | Same description as Stop output clock Synthesizer0 Post Divider C <br> bit1 |
| $0 \times 5$ F | Stop output clock from <br> Synthesizer3 Post Divider D <br> bit0 | Same description as Stop output clock Synthesizer0 Post Divider C <br> bit1 |
| High Performance Differential Outputs |  |  |
| 0x60 | Enable Differential output <br> HPDIFF0 | This signal is OR-ed with the 'Enable HPDIFF0' bit in the 'High <br> performance differential output enable' register. Functionality of this <br> signal is explained in hpdiff_en register. |
| 0x62 | Enable Differential output <br> HPDIFF1 | Same description as Enable Differential output HPDIFF0 |
| $0 \times 64$ | Enable Differential output <br> HPDIFF2 | Same description as Enable Differential output HPDIFF0 |
| 0x66 | Enable Differential output <br> HPDIFF3 | Same description as Enable Differential output HPDIFF0 |
| $0 \times 68$ | Enable Differential output <br> HPDIFF4 | Same description as Enable Differential output HPDIFF0 |
| 0x6A | Enable Differential output <br> HPDIFF5 | Same description as Enable Differential output HPDIFF0 |
| 0x6C | Enable Differential output <br> HPDIFF6 | Same description as Enable Differential output HPDIFF0 |
| $0 \times 6 E$ | Enable Differential output <br> HPDIFF7 | Same description as Enable Differential output HPDIFF0 |
| High Performance CMOS Outputs | This signal is OR-ed with the 'Enable HPOUTCLK0' bit in the 'High <br> performance CMOS output enable' register. |  |
| $0 \times 70$ | Enable HPOUTCLK0 | Same description as Enable HPOUTCLK0 |
| $0 \times 72$ | Enable HPOUTCLK1 | Same description as Enable HPOUTCLK0 |
| $0 \times 74$ | Enable HPOUTCLK2 | Same description as Enable HPOUTCLK0 |
| $0 \times 76$ | Enable HPOUTCLK3 |  |

### 6.0 Host Interface

A host processor controls and receives status from the Microsemi device using either a SPI or an $\mathrm{I}^{2} \mathrm{C}$ interface. The type of interface is selected using the startup state of the GPIO pins.


Figure 14 - Serial Interface Configuration
The selection between I2C and SPI interfaces is performed at start-up using GPIO[3] pin, right after pwr_b gets de-asserted. The GPIO pin need to be held at their appropriate value for 50 ms after the de-assertion of pwr_b, after which time they can be released and used as any other GPIO.

Both interfaces use seven bit address field and the device has eight bit address space. Hence, memory is divided in two pages. Page 0 with addresses $0 \times 00$ to $0 \times 7 \mathrm{E}$ and Page 1 with addresses $0 \times 80$ to $0 \times F F$. Writing $0 \times 01$ to Page Register at address 0x7F, toggles SPI/I2C accesses between Page 0 and Page 1.

| GPIO[3] | Serial Interface |
| :---: | :---: |
| 0 | SPI |
| 1 | I2C |

Table 4 - Serial Interface Selection

### 6.1 Serial Peripheral Interface

The serial peripheral interface (SPI) allows read/write access to the registers that are used to configure, read status, and allow manual control of the device.

This interface supports two modes of access: Most Significant Bit (MSB) first transmission or Least Significant Bit (LSB) first transmission. The mode is automatically selected based on the state of sck_scl pin when the cs_b_asel0 pin is active. If the sck_scl pin is low during cs_b_asel0 activation, then MSB first timing is selected. If the sck_scl pin is high during cs_b_asel0 activation, then LSB first timing is assumed.

The SPI port expects 7 -bit addressing and 8 -bit data transmission, and is reset when the chip select pin cs_b_asel0 is high. During SPI access, the cs_b_asel0 pin must be held low until the operation is complete. The first bit transmitted during the address phase of a transfer indicates whether a read (1) or a write (0) is being performed. Burst read/write mode is also supported by leaving the chip select signal cs_b_asel0 is low after a read or a write. The address will be automatically incremented after each data byte is read or written.

The serial peripheral interface supports half-duplex processor mode which means that during a write cycle to the device, output data from the so_asel1 pin must be ignored. Similarly, the input data on the si_sda pin is ignored by the device during a read cycle.

Functional waveforms for the LSB and MSB first mode, and burst mode are shown in Figure 15, Figure 16 and Figure 17. Timing characteristics are shown in Table 6, Figure 26, and Figure 27.

### 6.1.1 Least Significant Bit (LSB) First Transmission Mode



Read from the device


SO $\qquad$

| D 0 | D 1 | D 2 | D 3 | D 4 | D 5 | D 6 | D 7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Write to the device

-     -         -             -                 -                     - 

si


Command/Address


Figure 15 - Serial Peripheral Interface Functional Waveforms - LSB First Mode

### 6.1.2 Most Significant Bit (MSB) First Transmission Mode



Figure 16 - Serial Peripheral Interface Functional Waveforms - MSB First Mode

### 6.1.3 SPI Burst Mode Operation



Figure 17 - Example of a Burst Mode Operation

### 6.1.4 $\quad I^{2} C$ Interface

The $I^{2} \mathrm{C}$ controller supports version 2.1 (January 2000) of the Philips ${ }^{2} \mathrm{C}$ bus specification. The port operates in slave mode with 7 -bit addressing, and can operate in Standard ( $100 \mathrm{kbits} / \mathrm{s}$ ) and Fast ( $400 \mathrm{kbits} / \mathrm{s}$ ) mode. Burst mode is supported in both standard and fast modes.

Data is transferred MSB first and occurs in 1 byte blocks. As shown in Figure 18, a write command consists of a 7bit device (slave) address, a 7 -bit register address ( $0 \times 00-0 \times 7 \mathrm{~F}$ ), and 8 -bits of data.


Figure $18-I^{2} \mathrm{C}$ Data Write Protocol
A read is performed in two stages. A data write is used to set the register address, then a data read is performed to retrieve the data from the set address. This is shown in Figure 19.

|  | Byte |  |  | Byte |  |  |  | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data Write (set read address) | S | SIv Addr[6:0] | W | ACK | x | Reg Add | ACK |  |
| Data Read | S | SIv Addr[6:0] | R | ACK |  | Data[7:0] | ACK | P |

Figure $19-I^{2} \mathrm{C}$ Data Read Protocol

The 7-bit device (slave) address contains a 5 -bit fixed address plus variable bits which are set with the asel0, and asel1 pins. This allows multiple similar devices to share the same $I^{2} \mathrm{C}$ bus. The address configuration is shown in Figure 20.


Figure 20-1²C 7-bit Slave Address
The device also supports burst mode which allows multiple data write or read operations with a single specified address. This is shown in Figure 21 (write) and Figure 22 (read). The first data byte is written/read from the specified address, and subsequent data bytes are written/read using an automatically increment address. The maximum auto increment address of a burst operation is $0 \times 7 \mathrm{~F}$. Any operations beyond this limit will be ignored. In other words, the auto increment address does not wrap around to $0 x 00$ after reaching $0 x 7 \mathrm{~F}$.

| Data Write (Burst Mode) |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | SIv Addr[6:0] | W | ACK | x | Reg Addr[6:0] | ACK | Data[7:0] | ACK | Data[7:0] | ACK | Data[7:0] | ACK | P |
|  |  |  |  |  |  |  | Write to Reg Addr[6:0] |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | Write to Reg Addr[6:0] +1 |  | Write to Reg Addr[6:0] +2 |  |  |

Figure $21-I^{2} \mathrm{C}$ Data Write Burst Mode

Data Write (Set first read address)

| S | SIv Addr[6:0] | W | ACK | x | Reg Addr[6:0] | ACK | P |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Data Read (Burst Mode)


Figure 22 - $\mathrm{I}^{2} \mathrm{C}$ Data Read Burst Mode

### 7.0 Register Map

The device is mainly controlled by accessing software registers through the serial interface (SPI or ${ }^{2} \mathrm{C}$ ). The device can be configured to operate in a highly automated manner which minimizes its interaction with the system's processor, or it can operate in a manual mode where the system processor controls most of the operation of the device.

The simplest way to generate appropriate configuration for the device is to use the evaluation board GUI which can operate standalone (without the board). With GUI user can quickly set all required parameters and save the configuration to a text file.

## Multi-byte Register Values

The device register map is based on 8-bit register access, so register values that require more than 8 bits must be spread out over multiple registers and accessed in 8 -bit segments. When accessing multi-byte register values, it is important that the registers are accessed in the proper order-they must follow big endian addressing scheme. The 8 -bit register containing the most significant byte (MSB) must be accessed first, and the register containing the least significant byte (LSB) must be accessed last. An example of a multi-byte register is shown in Figure 23. When writing a multi-byte value, the value is latched when the LSB is written.

## Example:

The programmable input reference $M$ and $N 16$ bit values defining the $M / N$ ratio is programmed using a 32 -bit value which is spread over four 8 -bit registers. The MSB is contained in address $0 \times 14$ and the LSB in $0 \times 17$. When reading or writing this multi-byte value, the MSB must be accessed first, followed by the middle bytes, and the LSB last.


Figure 23-Accessing Multi-byte Register Values
To assist in device setup, a configuration GUI is provided. The configuration GUI can directly configure the device evaluation board, but it also functions as a tool to provide details on how to configure different device registers.

## Procedure for writing registers

For each of the following ZL30230 control registers, the user should implement the write procedure described below. Using this procedure to write other control registers is acceptable, but it is required for the registers listed below.

- Registers: $0 \times 46,0 \times B 8$ and, $0 \times B A$
-write $0 \times 01$ to Sticky_R_Lock Register at address 0x0D
-write to one or more ZL30230 control register(s)
-write 0x00 to Sticky_R_Lock Register at address 0x0D


## Time between two write accesses to the same register

- User should wait at least 8 ms between two write accesses to the same register
- For page_register at address 0x7F, and Sticky_r_lock register at address 0x0D there is no waiting time required between two write accesses.


## Reading from Sticky Read (StickyR) Registers

Access to some status registers is defined as Sticky Read (StickyR). Procedure for accessing these registers is:
-write 0x01 to StickyR Lock Register at address 0x0D
-clear status register(s) by writing $0 \times 00$ to it
-write 0x00 to StickyR Lock Register at address 0x0D
-wait for 8 ms
-read the status register(s)

The following table provides a summary of the registers available for status updates and configuration of the device. Devices with a custom OTP configuration will power-up with the custom configuration values instead of the default values.

| Reg_Addr (Hex) | Register <br> Name | Default Value (Hex) | Description | Type |
| :---: | :---: | :---: | :---: | :---: |
| Miscellaneous Registers |  |  |  |  |
| 0x00 | id_reg |  | Chip ID and version identification | R |
| $0 \times 01$ | config_record_id [23:16] | 0xFF | Configuration record identification, bits [23:16] | R |
| 0x0E:0x0F | config_record_id [15:0] | 0x0000 | Configuration record identification, bits [15:0] | R |
| Output Synthesizer Configuration Registers |  |  |  |  |
| 0x46 | reduced_diff_out_pwr | 0xFF | Enables reduced power on high performance differential outputs | R/W |
| 0x50:0x51 | synth0_base_freq | 0x9C40 | Synthesizer 0 base frequency | R/W |
| 0x52:0x53 | synth0_freq_multiple | 0x0798 | Synthesizer 0 base frequency multiplication number | R/W |
| 0x54:0x57 | synth0_ratio_M_N | $\begin{gathered} \hline 0 \times 00010 \\ 001 \end{gathered}$ | Specifies numerator Ms and denominator Ns for synthesizer 0 multiplication ratio Ms/Ns | R/W |
| 0x58:0x59 | synth1_base_freq | 0x61A8 | Synthesizer 1 base frequency | R/W |
| 0x5A:0x5B | synth1_freq_multiple | 0x0C35 | Synthesizer 1 base frequency multiplication number | R/W |
| 0x5C:0x5F | synth1_ratio_M_N | $\begin{gathered} \hline 0 \times 00010 \\ 001 \end{gathered}$ | Specifies numerator Ms and denominator Ns for synthesizer 1 multiplication ratio $\mathrm{Ms} / \mathrm{Ns}$ | R/W |
| 0x60:0x61 | synth2_base_freq | 0x9C40 | Synthesizer 2 base frequency | R/W |
| 0x62:0x63 | synth2_freq_multiple | 0x0798 | Synthesizer 2 base frequency multiplication number | R/W |
| 0x64:0x67 | synth2_ratio_M_N | $\begin{gathered} 0 \times 00010 \\ 001 \end{gathered}$ | Specifies numerator Ms and denominator Ns0 for synthesizer 2 multiplication ratio Ms/Ns | R/W |
| 0x68:0x69 | synth3_base_freq | 0x9C40 | Synthesizer 3 base frequency | R/W |
| 0x6A:0x6B | synth3_freq_multiple | 0x0798 | Synthesizer 3 base frequency multiplication number | R/W |

Table 5 - Register Map

| $\begin{aligned} & \text { Reg_Addr } \\ & \text { (Hex) } \end{aligned}$ | Register <br> Name | Default Value (Hex) | Description | Type |
| :---: | :---: | :---: | :---: | :---: |
| 0x6C:0x6F | synth3_ratio_M_N | $\begin{array}{\|c\|} \hline 0 \times 00010 \\ 001 \end{array}$ | Specifies numerator Ms and denominator Ns for synthesizer 3 multiplication ratio Ms/Ns | R/W |
| $0 \times 71$ | output_synthesizer_en | 0x03 | Output synthesizer enable | R/W |
| 0x73:0x76 | central_freq_offset | 0x046A AAAB | Central frequency offset to compensate for oscillator inaccuracy | R/W |
| $0 \times 77$ | synth_1_0_filter_sel | 0x00 | Synthesizer 1 and 0 selection between internal and external filter | R/W |
| 0x78 | synth0_fine_phase_shift | 0x00 | Synthesizer 0 fine phase shift | R/W |
| 0x79 | synth1_fine_phase_shift | 0x00 | Synthesizer 1 fine phase shift | R/W |
| 0x7A | synth2_fine_phase_shift | 0x00 | Synthesizer 2 fine phase shift | R/W |
| 0x7B | synth3_fine_phase_shift | 0x00 | Synthesizer 3 fine phase shift | R/W |
| 0x7F | page_register | 0x00 | Selects between pages 0 and 1 | R/W |
| 0x80:0x82 | synth0_post_div_A | $\begin{array}{\|c\|} \hline 0 \times 00000 \\ 2 \end{array}$ | Synthesizer 0 post divider A | R/W |
| 0x83:0x85 | synth0_post_div_B | $\begin{array}{\|c\|} \hline 0 \times 00000 \\ 2 \end{array}$ | Synthesizer 0 post divider B | R/W |
| 0x86:0x88 | synth0_post_div_C | $\begin{array}{\|c\|} \hline 0 \times 00004 \\ 0 \end{array}$ | Synthesizer 0 post divider C | R/W |
| 0x89:0x8B | synth0_post_div_D | $\begin{gathered} 0 \times 00004 \\ 0 \end{gathered}$ | Synthesizer 0 post divider D | R/W |
| 0x8C, $0 \times 8 \mathrm{E}$ | synth1_post_div_A | $\begin{array}{\|c\|} \hline 0 \times 00000 \\ 2 \end{array}$ | Synthesizer 1 post divider A | R/W |
| 0x8F,0x91 | synth1_post_div_B | $\begin{gathered} 0 \times 00000 \\ 2 \end{gathered}$ | Synthesizer 1 post divider B | R/W |
| 0x92,0x94 | synth1_post_div_C | $\begin{array}{\|c\|} \hline 0 \times 00003 \\ 2 \end{array}$ | Synthesizer 1 post divider C | R/W |
| 0x95,0x97 | synth1_post_div_D | $\begin{gathered} 0 \times 00003 \\ 2 \end{gathered}$ | Synthesizer 1 post divider D | R/W |
| 0x98,0x9A | synth2_post_div_A | $\begin{gathered} 0 \times 00000 \\ 0 \end{gathered}$ | Synthesizer 2 post divider A | R/W |
| 0x9B,0x9D | synth2_post_div_B | $\begin{array}{\|c\|} \hline 0 \times 00000 \\ 0 \\ \hline \end{array}$ | Synthesizer 2 post divider B | R/W |

Table 5 - Register Map (continued)

| Reg_Addr <br> (Hex) | Register <br> Name | Default <br> Value <br> (Hex) | Description | Type |
| :---: | :--- | :---: | :--- | :---: |
| 0x9E,0xA0 | synth2_post_div_C | $0 x 00000$ <br> 0 | Synthesizer 2 post divider C | R/W |
| 0xA1,0xA3 | synth2_post_div_D | $0 \times 00000$ <br> 0 | Synthesizer 2 post divider D | R/W |
| 0xA4,0xA6 | synth3_post_div_A | $0 x 00000$ <br> 0 | Synthesizer 3 post divider A | R/W |
| 0xA7,0xA9 | synth3_post_div_B | 0x00000 <br> 0 | Synthesizer 3 post divider B | R/W |
| 0xAA,0xAC | synth3_post_div_C | 0x00000 <br> 0 | Synthesizer 3 post divider C | R/W |
| 0xAD,0xAF | synth3_post_div_D | 0x00000 <br> 0 | Synthesizer 3 post divider D | R/W |

Output Reference Selection and Output Driver Control

| 0xB0 | hp_diff_en | $0 \times 00$ | High Performance differential output <br> enable | R/W |
| :---: | :--- | :---: | :--- | :---: |
| 0xB1 | hp_cmos_en | $0 \times 00$ | Enables High Performance CMOS outputs <br> hpoutclk[3:0] | R/W |
| 0xB2 | config_output_mode_7_4 | $0 \times 00$ | Enables and controls configurable outputs <br> outclk[7:4] | R/W |
| 0xB3 | config_output__mode_3_0 | $0 \times 00$ | Enables and controls configurable outputs <br> outclk[3:0] | R/W |
| 0xB4 | config_output_mux_7_4 | $0 \times 00$ | Multiplexer selection for configurable <br> outputs outclk[7:4] | R/W |
| 0xB5 | config_output_mux_3_0 | $0 \times 00$ | Multiplexer selection for configurable <br> outputs outclk[3:0] | R/W |
| 0xB6 | synth3_stop_clk | $0 \times 00$ | Stops output clocks for post dividers of <br> Synthesis Engine 3 at either high or low <br> logical level | R/W |
| 0xB7 | synth2_stop_clk | $0 \times 00$ | Stops output clocks for post dividers of <br> Synthesis Engine 2 at either high or low <br> logical level | R/W |
| 0xB8 | synth1_0_stop_clk | $0 \times 00$ | Stops output clocks for post dividers C and <br> D of Synthesis Engine 0 and 1 at either <br> high or low logical level | R/W |
| 0xB9 | sync_fail_flag_status | $0 \times 00$ | Indicates Synthesizers loss of lock |  |

Table 5 - Register Map (continued)

| Reg_Addr (Hex) | Register Name | Default <br> Value <br> (Hex) | Description | Type |
| :---: | :---: | :---: | :---: | :---: |
| $0 \times B A$ | clear_sync_fail_flag | $0 \times 00$ | Clears Synthesizers fail flag in register $0 \times B 9$ | R/W |
| 0xBF:0xC0 | phase_shift_s0_postdiv_C | 0x0000 | hpoutclk or configurable output coarse phase shift in granularity of 45 degrees and one high frequency synthesizer clock steps for all clocks coming from Synthesizer 0, Post Divider C. | R/W |
| 0xC1:0xC2 | phase_shift_s0_postdiv_D | 0x0000 | hpoutclk or configurable output coarse phase shift in granularity of 45 degrees and one high frequency synthesizer clock steps for all clocks coming from Synthesizer 0, Post Divider D. | R/W |
| 0XC3 | xo_or_crystal_sel | $0 \times 00$ | Disables OSCo driver. | R/W |
| 0xC6 | Chip_Revision_2 | 0x03 | Chip revision identification | R/W |
| 0xC7:0xC8 | phase_shift_s1_postdiv_C | 0x0000 | hpoutclk or configurable output coarse phase shift in granularity of 45 degrees and one high frequency synthesizer clock steps for all clocks coming from Synthesizer 1, Post Divider C. | R/W |
| 0xC9:0xCA | phase_shift_s1_postdiv_D | 0x0000 | hpoutclk or configurable output coarse phase shift in granularity of 45 degrees and one high frequency synthesizer clock steps for all clocks coming from Synthesizer 1, Post Divider D. | R/W |
| 0xCB:0xCC | phase_shift_s2_postdiv_A | 0x0000 | Configurable output coarse phase shift in granularity of 45 degrees and one high frequency synthesizer clock steps for all clocks coming from Synthesizer 2, Post Divider A. | R/W |
| 0xCD:0xCE | phase_shift_s2_postdiv_B | 0x0000 | Configurable output coarse phase shift in granularity of 45 degrees and one high frequency synthesizer clock steps for all clocks coming from Synthesizer 2, Post Divider B. | R/W |
| 0xCF:0xD0 | phase_shift_s2_postdiv_C | 0x0000 | Configurable output coarse phase shift in granularity of 45 degrees and one high frequency synthesizer clock steps for all clocks coming from Synthesizer 2, Post Divider C. | R/W |

Table 5-Register Map (continued)

| $\begin{aligned} & \text { Reg_Addr } \\ & \text { (Hex) } \end{aligned}$ | Register <br> Name | Default Value (Hex) | Description | Type |
| :---: | :---: | :---: | :---: | :---: |
| 0xD1:0xD2 | phase_shift_s2_postdiv_D | 0x0000 | Configurable output coarse phase shift in granularity of 45 degrees and one high frequency synthesizer clock steps for all clocks coming from Synthesizer 2, Post Divider D. | R/W |
| 0xD3:0xD4 | phase_shift_s3_postdiv_A | 0x0000 | Configurable output coarse phase shift in granularity of 45 degrees and one high frequency synthesizer clock steps for all clocks coming from Synthesizer 3, Post Divider A. | R/W |
| 0xD5:0xD6 | phase_shift_s3_postdiv_B | 0x0000 | Configurable output coarse phase shift in granularity of 45 degrees and one high frequency synthesizer clock steps for all clocks coming from Synthesizer 3, Post Divider B. | R/W |
| 0xD7:0xD8 | phase_shift_s3_postdiv_C | 0x0000 | Configurable output coarse phase shift in granularity of 45 degrees and one high frequency synthesizer clock steps for all clocks coming from Synthesizer 3, Post Divider C. | R/W |
| 0xD9:0xDA | phase_shift_s3_postdiv_D | 0x0000 | Configurable output coarse phase shift in granularity of 45 degrees and one high frequency synthesizer clock steps for all clocks coming from Synthesizer 3, Post Divider D. | R/W |
| 0xDB | config_output_voltage | 0x00 | Configurable output voltage level selection | R/W |
| 0xDC | config_output_slew_rate | 0x00 | Configurable output slew rate control | R/W |
| 0xE0 | gpio_function_pin0 | 0x00 | GPIO control or status select | R/W |
| 0xE1 | gpio_function_pin1 | 0x00 | GPIO control or status select | R/W |
| 0xE2 | gpio_function_pin2 | 0x60 | GPIO control or status select | R/W |
| 0xE3 | gpio_function_pin3 | 0x00 | GPIO control or status select | R/W |
| 0xE4 | gpio_function_pin4 | 0x00 | GPIO control or status select | R/W |
| 0xE5 | gpio_function_pin5 | 0x00 | GPIO control or status select | R/W |
| 0xE6 | gpio_function_pin6 | 0x00 | GPIO control or status select | R/W |
| 0xE7 | gpio_function_pin7 | 0x00 | GPIO control or status select | R/W |
| 0xE8 | gpio_function_pin8 | 0x00 | GPIO control or status select | R/W |
| 0xE9 | gpio_function_pin9 | 0x00 | GPIO control or status select | R/W |

Table 5 - Register Map (continued)

| Reg_Addr <br> (Hex) | Register <br> Name | Default <br> Value <br> (Hex) | Description | Type |
| :---: | :--- | :---: | :--- | :---: |
| 0xEA | gpio_function_pin10 | $0 \times 00$ | GPIO control or status select | R/W |
| 0xEB | gpio_function_pi11 | $0 \times 00$ | GPIO control or status select | R/W |
| 0xF7 | spurs_suppression | $0 \times 00$ | Used for spurs suppression | R/W |

Table 5 - Register Map (continued)

### 8.0 Detailed Register Map

| Register_Address: 0x00 <br> Register Name: id_reg <br> Default Value:See Description <br> Type: R/W |  |  |  |  |  |  |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| Bit <br> Field | Function Name |  |  |  |  |  |
| $4: 0$ | chip_id | Description |  |  |  |  |
| $6: 5$ | chip_revision | Chip Identification = 0b00011 <br> Note:also see Chip_revision_2 register description at Register_Address: <br> 0xC6 for full chip revision information |  |  |  |  |
| 7 | ready_indication | After reset this bit goes high when device is ready. This signals that user <br> can start to program/configure the device. It can take up to 50 ms for this <br> bit to go high after the reset. This bit should not be polled until 40ms after <br> reset. |  |  |  |  |


| Register_Address: 0x01 <br> Register Name:: config_record_id [23:16] <br> Default Value:0xFF <br> Type: R/W |  |  |
| :---: | :---: | :---: |
| Bit <br> Field | Function Name | Description |
| 7:0 | config_record_id | Bits [23:16] of the config_record_id. See application note ZLAN-301 to understand how to translate the config_record_id into an alpha-numeric CCID (Custom Configuration Identification). Valid config_record_id values are $0 \times 000000$ to $0 \times 0 \mathrm{E} 1780$ and $0 x F F 0000$. Devices with a factory default reset configuration report a config_record_id value of 0xFF0000. |


| Register_Address: $\mathbf{0 x 0 D}$ <br> Register Name: $\mathbf{s t i c k y \_ r \_ l o c k ~}$ <br> Default Value: $\mathbf{0 x 0 0}$ <br> Type: R/W |  |  |
| :---: | :--- | :--- |
| Bit Field | Function Name | Description |
| $7: 0$ | sticky_r_lock | This register is used when accessing StickyR status registers. Writing <br> Ox01 to this register locks the status register from being updated by <br> internal logic. <br> Writing 0x00 to this register enables internal updates of StickyR status <br> registers <br> Please refer to Reading from Sticky Read (StickyR) registers and <br> Procedure for writing registers procedure at the beginning of 7.0, <br> "Register Map" section. |


| Register_Address: 0x0E:0x0F <br> Register Name:: config_record_id [15:0] <br> Default Value:0x0000 <br> Type: R/W |  |
| :---: | :--- |
| Bit <br> Field | Function Name |$\quad$| Description |
| :--- |
| $15: 0$ |
| config_record_id |
| Bits [15:0] of the config_record_id. See application note ZLAN-301 to <br> understand how to translate the config_record_id into an alpha-numeric <br> CCID (Custom Configuration Identification). Valid config_record_id <br> values are 0x000000 to 0x0E1780 and OxFF0000. Devices with a factory <br> default reset configuration report a config_record_id value of OxFF0000. |


| Register_Address: 0x46 <br> Register Name: reduced_diff_out_pw <br> Default Value: 0xFF <br> Type: R/W |  |  |
| :---: | :--- | :--- |
| Bit <br> Field | Function Name |  |
| 0 | hpout0_reduced_pwr | When this bit is set to high, it will enable reduced power mode for <br> HPDIFF0_P and HPDIFF0_N outputs. When low, the outputs are in full <br> power mode. |
| 1 | hpout1_reduced_pwr | Same description as above but for HPDIFF1 output. |
| 2 | hpout2_reduced_pwr | Same description as above but for HPDIFF2 output. |
| 3 | hpout3_reduced_pwr | Same description as above but for HPDIFF3 output. |
| 4 | hpout4_reduced_pwr | Same description as above but for HPDIFF4 output. |
| 5 | hpout5_reduced_pwr | Same description as above but for HPDIFF5 output. |
| 6 | hpout6_reduced_pwr | Same description as above but for HPDIFF6 output. |
| 7 | hpout7_reduced_pwr | Same description as above but for HPDIFF7 output. |


| Register_Address: 0x50:0x51 <br> Register Name: synth0_base_freq <br> Default Value: 0x9C40 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 15:0 | synth0_base_freq_Bs | Unsigned binary value of these bits represents Synthesizer0 base frequency Bs in Hz . Values for Br that can be programmed: <br> $0 \times 03 \mathrm{E} 8$ for 1 kHz , <br> 0x07D0 for 2 kHz , <br> $0 \times 1388$ for 5 kHz , <br> $0 \times 186 \mathrm{~A}$ for 6.25 kHz , <br> $0 \times 1 \mathrm{~F} 40$ for 8 kHz , <br> $0 \times 2710$ for 10 kHz , <br> $0 \times 30 \mathrm{D} 4$ for 12.5 kHz , <br> $0 \times 61$ A8 for 25 kHz , <br> $0 \times 9 \mathrm{C} 40$ for 40 kHz . <br> Note: Other Bs rates can be supported, please contact the CMPG application support team if another specific Bs rate is required |


| Register_Address: 0x52:0x53 <br> Register Name: synth0_freq_multiple <br> Default Value: 0x0798 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 15:0 | synth0_base_freq_mult_Ks | Unsigned binary value of these bits represents Synthesizer0 base frequency multiplication number. For regular (non-FEC) synthesizer frequency, the 'Base frequency' number Bs multiplied by the 'Base frequency multiple' number Ks, and multiplied by 8 has to equal the synthesizer frequency in Hz . <br> Note 1: synthesizer frequency has to programmed to be between 1 GHz and 1.5 GHz , so: <br> Bs $\times \mathrm{Ks} \times 16 \times \mathrm{Ms} / \mathrm{Ns}$ has to be between 1000000000 and 1500 000000. <br> Examples of some references frequencies and appropriate values that can be programmed for Bs and Ks to get desired synthesizer frequency: <br> Note 2: Synthesizer 0 and 1 can be set to generate identical frequencies if that frequency is between 1.1 GHz and 1.5 GHz . For frequencies between 1.0 GHz and 1.1 GHz Synthesizers 0 and 1 should not be set to generate the same frequency. In this case user should try to set one Synthesizer to lower range ( 1.0 GHz to 1.25 GHz ) and the other to the higher range ( 1.25 GHz to 1.5 GHz ) and then use different values for output dividers to get the same frequency at the output. This method can be used for all output frequencies except for output frequencies in 500 MHz to 550 MHz range. Please contact your local Field Applications Engineer for recommendations if output frequencies sourced from both high performance synthesizer need to be the same and in 500 MHz to 550 MHz range. |


| Register_Address: 0x54:0×57 <br> Register Name: synth0_ratio_M_N <br> Default Value: 0x00010001 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 15:0 | synth0_ratio_denom_Ns | Unsigned binary value of Ms bits, in combination with unsigned binary value of Ns bits represents Synthesizer0 FEC multiplication ratio. Synthesizer FEC frequencies are calculated using the following formula: <br> Synth_freq [Hz] = Bs x Ks x $16 \times \mathrm{Ms} / \mathrm{Ns}$ <br> For regular (non-FEC) synthesizer frequencies, Ms and Ns should be programmed to 0x0001 (default values) |
| 31:16 | synth0_ratio_numer_Ms | Examples of some synthesizer FEC frequencies and appropriate values that can be programmed for the Bs, Ks, Ms and Ns registers to get those FEC frequencies: <br> a) OC-192 mode, standard EFEC for long reach: <br> b) Long reach 10GE mode, double rate conversion: |


| Register_Address: 0x58:0x59 <br> Register Name: synth1_base_freq <br> Default Value: 0x61A8 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| $\begin{gathered} \text { Bit } \\ \text { Field } \end{gathered}$ | Function Name | Description |
| 15:0 | synth1_base_freq_Bs | Unsigned binary value of these bits represents Synthesizer1 base frequency Bs in Hz . Values for Br that can be programmed: <br> $0 x 03 E 8$ for 1 kHz , <br> $0 x 07 \mathrm{D} 0$ for 2 kHz , <br> $0 \times 1388$ for 5 kHz , <br> $0 \times 186 \mathrm{~A}$ for 6.25 kHz , <br> $0 \times 1 \mathrm{~F} 40$ for 8 kHz , <br> $0 \times 2710$ for 10 kHz , <br> $0 \times 30 \mathrm{D} 4$ for 12.5 kHz , <br> $0 x 61 \mathrm{~A} 8$ for 25 kHz , <br> $0 \times 9 \mathrm{C} 40$ for 40 kHz . <br> Note: Other Bs rates can be supported, please contact the CMPG application support team if another specific Bs rate is required. |


| Register_Address: $0 \times 5 \mathrm{~A}: 0 \times 5 \mathrm{~B}$ <br> Register Name: synth1_freq_multiple <br> Default Value: 0x0C35 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 15:0 | synth1_base_freq_mult_Ks | Unsigned binary value of these bits represents Synthesizer0 base frequency multiplication number. For regular (non-FEC) synthesizer frequency, the 'Base frequency' number Bs multiplied by the 'Base frequency multiple' number Ks, and multiplied by 16 has to equal the synthesizer frequency in Hz . <br> Note 1: synthesizer frequency has to be between 1 GHz and 1.5 GHz , so: <br> Bs x Ks x $16 \times \mathrm{Ms} / \mathrm{Ns}$ has to be between 1000000000 and 1500 000000. <br> Examples of some synthesizer frequencies and appropriate values that can be programmed for Bs and Ks to get desired synthesizer frequency: <br> Note 2: Synthesizer 0 and 1 can be set to generate identical frequencies if that frequency is between 1.1 GHz and 1.5 GHz . For frequencies between 1.0 GHz and 1.1 GHz Synthesizers 0 and 1 should not be set to generate the same frequency. In this case user should try to set one Synthesizer to lower range ( 1.0 GHz to 1.25 GHz ) and the other to the higher range ( 1.25 GHz to 1.5 GHz ) and then use different values for output dividers to get the same frequency at the output. This method can be used for all output frequencies except for output frequencies in 500 MHz to 550 MHz range. Please contact your local Field Applications Engineer for recommendations if output frequencies sourced from both high performance synthesizer need to be the same and in 500 MHz to 550 MHz range. |


| Register_Address: 0x5C:0x5F <br> Register Name: synth1_ratio_M_N <br> Default Value: 0x00010001 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 15:0 | synth1_ratio_denom_Ns | Unsigned binary value of Ms bits, in combination with unsigned binary value of Ns bits represents Synthesizer1 FEC multiplication ratio. Synthesizer FEC frequencies are calculated using the following formula: <br> Synth_freq [Hz] = Bs x Ks x $16 \times \mathrm{Ms} / \mathrm{Ns}$ <br> For regular (non-FEC) synthesizer frequencies, Ms and Ns should be programmed to $0 \times 0001$ (default values) |
| 31:16 | synth1_ratio_numer_Ms | Examples of some synthesizer FEC frequencies and appropriate values that can be programmed for the Bs, Ks, Ms and Ns registers to get those FEC frequencies: <br> a) OC-192 mode, standard EFEC for long reach: <br> b) Long reach 10GE mode, double rate conversion: |


| Register_Address: 0x60:0x61 <br> Register Name: synth2_base_freq <br> Default Value: 0x9C40 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 15:0 | synth2_base_freq_Bs | Unsigned binary value of these bits represents Synthesizer2 base frequency Bs in Hz .Values for Br that can be programmed: <br> $0 \times 03 E 8$ for 1 kHz , <br> 0x07D0 for 2 kHz , <br> $0 \times 1388$ for 5 kHz , <br> $0 \times 186 \mathrm{~A}$ for 6.25 kHz , <br> $0 \times 1$ F40 for 8 kHz , <br> $0 \times 2710$ for 10 kHz , <br> $0 \times 30 \mathrm{D} 4$ for 12.5 kHz , <br> $0 \times 61 \mathrm{~A} 8$ for 25 kHz , <br> $0 \times 9 \mathrm{C} 40$ for 40 kHz . <br> Note: Other Bs rates can be supported, please contact the CMPG application support team if another specific Bs rate is required. |


| Register_Address: 0x62:0×63 <br> Register Name: synth2_freq_multiple <br> Default Value: 0x0798 <br> Type:R/W |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit Field | Function Name | Description |  |  |
| 15:0 | synth2_base_freq_mult_Ks | Unsigned binary value of these bits represents Synthesizer2 base frequency multiplication number. For regular (non-FEC) synthesizer frequency, the 'Base frequency' number Bs multiplied by the 'Base frequency multiple' number Ks, and multiplied by 8 has to equal the synthesizer frequency in Hz . <br> Important limitation: synthesizer frequency has to programmed to be between 500 MHz and 750 MHz , so: <br> Bs $\times$ Ks $\times 8 \times \mathrm{Ms} / \mathrm{Ns}$ has to be between 500000000 and 750000 000. <br> Examples of some references frequencies and appropriate values that can be programmed for Bs and Ks to get desired synthesizer frequency: |  |  |


| Register_Address: 0x64:0x67 <br> Register Name: synth2_fec_ratio_M_N <br> Default Value: 0x00010001 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 15:0 | synth2_fec_ratio_denom_Ns | Unsigned binary value of Ms bits, in combination with unsigned binary value of Ns bits represents Synthesizer2 FEC multiplication ratio. Synthesizer FEC frequencies are calculated using the following formula: <br> Synth_freq $[\mathrm{Hz}]=\mathrm{Bs} \times \mathrm{Ks} \times 8 \times \mathrm{Ms} / \mathrm{Ns}$ <br> For regular (non-FEC) synthesizer frequencies, Ms and Ns should be programmed to $0 \times 0001$ (default values) <br> Examples of some synthesizer FEC frequencies and appropriate values that can be programmed for the Bs, Ks, Ms and Ns registers to get those FEC frequencies: <br> a) OC-192 mode, standard EFEC for long reach: |
| 31:16 | synth2_fec_ratio_numer_Ms | Desired frequency: $155.52 \mathrm{MHz} \times 255 / 237$ <br> Synth frequency: $622.08 \mathrm{MHz} \times 255 / 237$ <br> Base frequency Bs: $40 \mathrm{kHz}(0 \times 9 \mathrm{C} 40)$ <br> Base freq. multiplier Ks: $1944(0 \times 0798)$ <br> FEC ratio numerator Ms: 255 (0x00FF) <br> FEC ratio denominator Ns: 237 (0x00ED) <br> Post div PA: 4 <br> b) Long reach 10GE mode, double rate conversion: |


| Register_Address: 0x68:0x69 <br> Register Name: synth3_base_freq <br> Default Value: 0x9C40 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 15:0 | synth3_base_freq_Bs | Unsigned binary value of these bits represents Synthesizer3 base frequency Bs in Hz .Values for Br that can be programmed: <br> $0 \times 03 \mathrm{E} 8$ for 1 kHz , <br> $0 \times 07 \mathrm{D} 0$ for 2 kHz , <br> $0 \times 1388$ for 5 kHz , <br> $0 \times 186 \mathrm{~A}$ for 6.25 kHz , <br> $0 \times 1 \mathrm{~F} 40$ for 8 kHz , <br> $0 \times 2710$ for 10 kHz , <br> $0 \times 30 \mathrm{D} 4$ for 12.5 kHz , <br> $0 \times 61$ A8 for 25 kHz , <br> $0 \times 9 \mathrm{C} 40$ for 40 kHz . <br> Note: Other Bs rates can be supported, please contact the CMPG application support team if another specific Bs rate is required. |


| Register_Address: $0 \times 6 \mathrm{~A}: 0 \times 6 \mathrm{~B}$ <br> Register Name: synth3_freq_multiple <br> Default Value: 0x0798 <br> Type:R/W |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit Field | Function Name | Description |  |  |
| 15:0 | synth3_base_freq_mult_Ks | Unsigned binary value of these bits represents Synthesizer3 base frequency multiplication number. For regular (non-FEC) synthesizer frequency, the 'Base frequency' number Bs multiplied by the 'Base frequency multiple' number Ks, and multiplied by 8 has to equal the synthesizer frequency in Hz . <br> Important limitation: synthesizer frequency has to programmed to be between 500 MHz and 750 MHz , so: <br> Bs $\times$ Ks $\times 8 \times \mathrm{Ms} / \mathrm{Ns}$ has to be between 500000000 and 750000 000. <br> Examples of some references frequencies and appropriate values that can be programmed for Bs and Ks to get desired synthesizer frequency: |  |  |


| Register_Address: 0x6C:0x6F <br> Register Name: synth3_ratio_M_N <br> Default Value: 0x00010001 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 15:0 | synth3_fec_ratio_denom_Ns | Unsigned binary value of Ms bits, in combination with unsigned binary value of Ns bits represents Synthesizer3 FEC multiplication ratio. Synthesizer FEC frequencies are calculated using the following formula: <br> Synth_freq $[\mathrm{Hz}]=\mathrm{Bs} \times \mathrm{Ks} \times 8 \times \mathrm{Ms} / \mathrm{Ns}$ <br> For regular (non-FEC) synthesizer frequencies, Ms and Ns should be programmed to $0 \times 0001$ (default values) <br> Examples of some synthesizer FEC frequencies and appropriate values that can be programmed for the $\mathrm{Bs}, \mathrm{Ks}$, Ms and Ns registers to get those FEC frequencies: <br> a) OC-192 mode, standard EFEC for long reach: |
| 31:16 | synth3_fec_ratio_numer_Ms | Desired frequency: $155.52 \mathrm{MHz} \times 255 / 237$ <br> Synth frequency: $622.08 \mathrm{MHz} \times 255 / 237$ <br> Base frequency Bs: $40 \mathrm{kHz}(0 \times 9 \mathrm{C} 40)$ <br> Base freq. multiplier Ks: 1944 (0x0798) <br> FEC ratio numerator Ms: 255 (0x00FF) <br> FEC ratio denominator Ns: 237 (0x00ED) <br> Post div PA: 4 <br> b) Long reach 10GE mode, double rate conversion: |


| Register_Address: 0x71 <br> Register Name: output_synth_en <br> Default Value: 0x03 <br> Type:R/W |  |  |
| :---: | :--- | :--- |
| Bit <br> Field | Function Name |  |
| $3: 0$ | synth_en | Enables output of Synthesizers 0 to 3 <br> xxx1: enables synth0 output <br> xx1x: enables synth1 output <br> x1xx: enables synth2 output <br> 1xxx: enables synth3 output |
| $7: 4$ | reserved | reserved |

## Register_Address: 0x73:0x76

Register Name: central_freq_offset
Default Value: 0x046AAAAB
Type:R/W

| Bit <br> Field | Function Name | Description |
| :---: | :---: | :---: |
| 31:0 | central_freq_offset | 2's complement binary value of these bits represent central frequency offset for the device. This value should be used to compensate for oscillator inaccuracy, or make the device look like Numerically Controlled Oscillator (NCO). This register controls central frequency of all 4 Synthesizers. <br> Expressed in steps of $+/-2^{\wedge}-32$ of nominal setting. <br> When oscillator inaccuracy is known: inacc_osc = (f_osc-f_nom)/f_nom (usually specified in ppm), value to be programmed in this register is calculated as per the following formula: <br> $X=(1 /(1+\text { inacc_osc })-1)^{*} 2^{\wedge} 32$, when f_osc < f_nom <br> $X=\left(1 /(1+\right.$ inacc_osc) $){ }^{*} 2^{\wedge} 32$, when f_osc $>$ f_nom, <br> where inacc_osc - represents oscillator frequency inaccuracy, <br> f_osc - represents oscillator frequency, and <br> f_nom - represents oscillator nominal frequency (i.e., 25 MHz ) <br> Generally, when the oscillator frequency is lower than the nominal, frequency offset has to be programmed to compensate it in opposite direction, i.e. frequency offset has to be positive, and vice versa. <br> Example 1): if oscillator inaccuracy is $-2 \%$ (f_osc $=24.5 \mathrm{MHz}$; inacc_osc $=\left(f \_o s c-25 \mathrm{MHz}\right) / 25 \mathrm{MHz}=-0.02$ ), $X=(1 /(1+(-0.02))-1)^{*} 2^{\wedge} 32=(1 / 0.98-1)^{*} 2^{\wedge} 32=87652394=$ <br> 0x0539782A <br> Example 2): if oscillator inaccuracy is $+2 \%$ (f_osc $=25.5 \mathrm{MHz}$; inacc_osc $\left.=\left(f \_o s c-25 \mathrm{MHz}\right) / 25 \mathrm{MHz}=0.02\right)$, $X=(1 /(1+0.02))^{*} 2^{\wedge} 32=(1 / 1.02)^{*} 2^{\wedge} 32=4210752251=0 \times \text { FAFAFAFB }$ <br> When NCO behavior is desired, the output frequency should be calculated as per formula: <br> fout $=\left(1+X / 2^{\wedge} 32\right)^{*}$ finit <br> where X -represent 2's complement number specified in this register finit - initial frequency set by Bs, Ks, Ms, Ns and postdivider number for particular VCO <br> fout - output frequency <br> Note 1: Nominal frequency for central frequency offset calculation is 25 MHz although master clock frequency is required to be 24.576 MHz . Because of this default value in this register is 0x046AAAAB. <br> Note 2: Central Frequency Offset should not exceed $+/-5 \%$ off nominal. |


| Register_Address: 0x77 <br> Register Name: synth1_0_filter_sel <br> Default Value: 0x00 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit <br> Field | Function Name | Description |
| 0 | synth0_filter_select | Selects filter used by Synthesizer 0 <br> 0 : external filter <br> 1: internal filter |
| 1 | synth1_filter_select | Selects filter used by Synthesizer 1 <br> 0 : external filter <br> 1: internal filter |
| 7:2 | reserved | reserved |


| Register_Address: $0 \times 78$ <br> Register Name: $\mathbf{s y n t h 0 \_ f i n e \_ p h a s e \_ s h i f t ~}$ <br> Default Value: $0 \times 00$ <br> Type:R/W |  |  |
| :---: | :--- | :--- |
| Bit <br> Field | Function Name |  |
| $7: 0$ | syn0_fine_phase_shift | Unsigned binary value of these bits represent Synth0 fine phase shift <br> (advancement) in steps of Synth0_period / 256. <br> Note 1: This register controls fine phase shift for all clocks coming out of <br> the Synthesizer 0 (including all four post dividers) |


| Register_Address: 0x79 <br> Register Name: synth1_fine_phase_shift <br> Default Value: 0x00 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 7:0 | syn1_fine_phase_shift | Unsigned binary value of these bits represent Synth1 fine phase shift (advancement) in steps of Synth1_period / 256. <br> Note 1: This register controls fine phase shift for all clocks coming out of the Synthesizer 1 (including all four post dividers) |


| Register_Address: $0 \times 7$ A <br> Register Name: $\mathbf{s y n t h 2 \_ f i n e \_ p h a s e \_ s h i f t ~}$ <br> Default Value: $0 \times 00$ <br> Type:R/W |  |  |
| :---: | :--- | :--- |
| Bit <br> Field | Function Name |  |
| $7: 0$ | syn2_fine_phase_shift | Unsigned binary value of these bits represent Synth0 fine phase shift <br> (advancement) in steps of Synth2_period / 256. <br> Note 1: This register controls fine phase shift for all clocks coming out of <br> the Synthesizer 2 (including all four post dividers) |


| Register_Address: $0 \times 7 B$ <br> Register Name: synth3_fine_phase_shift <br> Default Value: $0 \times 00$ <br> Type:R/W |  |  |
| :---: | :---: | :--- |
| Bit <br> Field | Function Name |  |
| $7: 0$ | syn3_fine_phase_shift | Unsigned binary value of these bits represent Synth3 fine phase shift <br> (advancement) in steps of Synth3_period / 256. <br> Note 1: This register controls fine phase shift for all clocks coming out of <br> the Synthesizer 3 (including all four post dividers) |


| Register_Address: $0 \times 7$ F <br> Register Name: page_register <br> Default Value: $0 \times 00$ <br> Type:R/W |  |  |
| :---: | :--- | :--- |
| Bit <br> Field | Function Name | Description |
| 0 | page_select | This register is used to toggle memory access between page 0 <br> (addresses 0x00 to 0x7E) and page 1 (addresses 0x80 to 0xFF). This is <br> required because SPI and I2C ports have only seven address bits and <br> the device memory space is eight bit wide. |
| $0:$0: selects addresses 0x00 to 0x7E <br> $1:$ selects addresses 0x80 to 0xFB |  |  |
| $7: 1$ | reserved | reserved |


| Register_Address: $0 \times 80: 0 \times 82$ <br> Register Name: synth0_post_div_A <br> Default Value: $0 \times 000002$ <br> Type:R/W |  |  |  |  |  |  |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| Bit <br> Field | Function Name |  |  |  |  |  |
| $22: 0$ | synth0_post_div_A | Unsigned binary value represents Synthesizer0 Post Divider value P0A. <br> The Synthesizer0 frequency is divided by the POA value before being <br> fed to the selected output pins |  |  |  |  |
| 23 | reserved | This bit must be set to 0 |  |  |  |  |


| Register_Address: 0x83:0x85 <br> Register Name: synth0_post_div_B <br> Default Value: 0x000002 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit <br> Field | Function Name | Description |
| 22:0 | synth0_post_div_B | Unsigned binary value represents Synthesizer0 Post Divider value POB. The Synthesizer0 frequency is divided by the POB value before being fed to the selected output pins |
| 23 | reserved | This bit must be set to 0 |


| Register_Address: 0x86:0x88 <br> Register Name: synth0_post_div_C <br> Default Value: 0x000040 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 15:0 | frm_pulse_period_or_div | When bits 23:20 of this register are programmed to '1111', binary value of these bits represent number of periods of the selected related clock in between two frame pulses <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock (Synthesizer0 Post Divider value POC). The SynthesizerO VCO frequency is divided by the POC value to get desired output clock frequency on selected output pins. <br> Note: The output clock duty-cycle may not be within specified $45 \%$ to $55 \%$ when post divider value POC is an odd number and where frequency of the output clock is close to the maximum output frequency supported by hpoutclk. The worst case duty-cycle is $30 \%$ is when synthesizer frequency is set to 1 GHz and the POC is set to 7 . If dutycycle of $45 \%$ to $55 \%$ is required, user can set synthesizer to run at 1 GHz * $8 / 7$ and POC to 8 which will still generate the same frequency but within $45 \%$ to $55 \%$ duty-cycle. <br> For odd POC values greater than or equal to 41 ( $43,45 \ldots$ ) the dutycycle will be within $45 \%$ to $55 \%$. <br> For even POC values duty-cycle is always within $45 \%$ to $55 \%$. |
| 17:16 | frm_pulse_clk_sel_or_div | When bits 23:20 of this register are programmed to '1111', these bits select related clock (postdivider) within the same synthesizer 0 (frame pulse width is equal to the related clock period): <br> 00: clock 0 (Synth 0 postdivider A) <br> 01: clock 1 (Synth 0 postdivider B) <br> 10: reserved <br> 11: clock 3 (Synth 0 postdivider D) <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock. <br> Note: It is forbidden for frame pulse to select 'itself' as its related clock |


| Register_Address: 0x86:0x88 <br> Register Name: synth0_post_div_C <br> Default Value: 0x000040 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| $\begin{gathered} \text { Bit } \\ \text { Field } \end{gathered}$ | Function Name | Description |
| 18 | frm_pulse_polar_or_div | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse polarity: <br> 0 : regular (non-inverse) polarity <br> 1: inverse polarity <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock. <br> Note: Polarity is reversed if the frame pulse is selected by registers $0 \times B 5$ to appear on configurable output pins. |
| 19 | frm_pulse_type_or_div | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse type: <br> 0: ST-BUS type frame pulse (frame boundary straddles in the middle of the frame pulse) <br> 1: GCI Bus type frame pulse (frame boundary defined by the edge of the frame pulse) <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock |
| 23:20 | frm_pulse_or_div | When these bits are programmed to '1111', the appropriate output clock is selected to have a 'frame pulse' shape. Details about the frame pulse type, polarity and frequency are specified in bits 19:0 of this register. <br> When these bits are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with bits 19:0 of this register creates postdivider ratio for the output clock (i.e. division ratio between appropriate VCO frequency and the desired output clock frequency) <br> Note: Maximum division ratio for 'normal' clock is $0 \times$ EFFFFF $=$ 15728639. |


| Register_Address: 0x89:0x8B <br> Register Name: synth0_post_div_D <br> Default Value: 0x000040 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 15:0 | frm_pulse_period_or_div | When bits 23:20 of this register are programmed to '1111', binary value of these bits represent number of periods of the selected related clock in between two frame pulses <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock (Synthesizer0 Post Divider value POD). The Synthesizer0 VCO frequency is divided by the POD value to get desired output clock frequency on selected output pins. <br> Note: The output clock duty-cycle may not be within specified $45 \%$ to $55 \%$ when post divider value POD is an odd number and where frequency of the output clock is close to the maximum output frequency supported by hpoutclk. The worst case duty-cycle is $30 \%$ is when synthesizer frequency is set to 1 GHz and the POD is set to 7 . If dutycycle of $45 \%$ to $55 \%$ is required, user can set synthesizer to run at 1 GHz <br> * $8 / 7$ and POD to 8 which will still generate the same frequency but within $45 \%$ to $55 \%$ duty-cycle. <br> For odd POD values greater than or equal to 41 ( $43,45 \ldots$...) the dutycycle will be within $45 \%$ to $55 \%$. <br> For even POD values duty-cycle is always within $45 \%$ to $55 \%$. |
| 17:16 | frm_pulse_clk_sel_or_div | When bits 23:20 of this register are programmed to '1111', these bits select related clock (postdivider) within the same synthesizer 0 (frame pulse width is equal to the related clock period): <br> 00: clock 0 (Synth 0 postdivider A) <br> 01: clock 1 (Synth 0 postdivider B) <br> 10: clock 2 (Synth 0 postdivider C) <br> 11: reserved <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock. <br> Note: It is forbidden for frame pulse to select 'itself' as its related clock |


| Register_Address: 0x89:0x8B <br> Register Name: synth0_post_div_D <br> Default Value: 0x000040 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 18 | frm_pulse_polar_or_div | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse polarity: <br> 0 : regular (non-inverse) polarity <br> 1: inverse polarity <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock. <br> Note: Polarity is reversed if the frame pulse is selected by registers $0 \times B 5$ to appear on configurable output pins. |
| 19 | frm_pulse_type_or_div | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse type: <br> 0 : ST-BUS type frame pulse (frame boundary straddles in the middle of the frame pulse) <br> 1: GCI Bus type frame pulse (frame boundary defined by the edge of the frame pulse) <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock |
| 23:20 | frm_pulse_or_div | When these bits are programmed to '1111', the appropriate output clock is selected to have a 'frame pulse' shape. Details about the frame pulse type, polarity and frequency are specified in bits 19:0 of this register. <br> When these bits are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with bits 19:0 of this register creates postdivider ratio for the output clock (i.e. division ratio between appropriate VCO frequency and the desired output clock frequency) <br> Note: Maximum division ratio for 'normal' clock is 0xEFFFFF = 15728639. |


| Register_Address: $0 \times 8 \mathrm{C}: 0 \times 8 \mathrm{E}$ <br> Register Name: synth1_post_div_A <br> Default Value: $0 \times 000002$ <br> Type:R/W |  |  |
| :---: | :--- | :--- |
| Bit <br> Field | Function Name |  |
| $22: 0$ | synth1_post_div_A | Unsigned binary value represents Synthesizer1 Post Divider value P1A. <br> The Synthesizer1 frequency is divided by the P1A value before being <br> fed to the selected output pins |
| 23 | reserved | This bit must be set to 0 |


| Register_Address: $0 \times 8 \mathrm{~F}: 0 \times 91$ <br> Register Name: $\mathbf{s y n t h 1 \_ p o s t \_ d i v \_ B ~}$ <br> Default Value: $0 \times 000002$ <br> Type:R/W |  |  |
| :---: | :--- | :--- |
| Bit <br> Field | Function Name |  |
| $22: 0$ | synth1_post_div_B | Unsigned binary value represents Synthesizer1 Post Divider value P1B. <br> The Synthesizer1 frequency is divided by the P1B value before being <br> fed to the selected output pins |
| 23 | reserved | This bit must be set to 0 |


| Register_Address: 0x92:0x94 <br> Register Name: synth1_post_div_C <br> Default Value: 0x000032 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { Bit } \\ & \text { Field } \end{aligned}$ | Function Name | Description |
| 15:0 | frm_pulse_period_or_div | When bits 23:20 of this register are programmed to '1111', binary value of these bits represent number of periods of the selected related clock in between two frame pulses <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock (Synthesizer1 Post Divider value P1C). The Synthesizer1 VCO frequency is divided by the P1C value to get desired output clock frequency on selected output pins. <br> Note: The output clock duty-cycle may not be within specified $45 \%$ to $55 \%$ when post divider value P1C is an odd number and where frequency of the output clock is close to the maximum output frequency supported by hpoutclk. The worst case duty-cycle is $30 \%$ is when synthesizer frequency is set to 1 GHz and the P 1 C is set to 7 . If dutycycle of $45 \%$ to $55 \%$ is required, user can set synthesizer to run at 1 GHz <br> * $8 / 7$ and P1C to 8 which will still generate the same frequency but within $45 \%$ to $55 \%$ duty-cycle. <br> For odd P1C values greater than or equal to 41 ( $43,45 \ldots$...) the dutycycle will be within $45 \%$ to $55 \%$. <br> For even P1C values duty-cycle is always within $45 \%$ to $55 \%$. |
| 17:16 | frm_pulse_clk_sel_or_div | When bits 23:20 of this register are programmed to '1111', these bits select related clock (postdivider) within the same synthesizer 1 (frame pulse width is equal to the related clock period): <br> 00: clock 0 (Synth 1 postdivider A) <br> 01: clock 1 (Synth 1 postdivider B) <br> 10: reserved <br> 11: clock 3 (Synth 1 postdivider D) <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock. <br> Note: It is forbidden for frame pulse to select 'itself' as its related clock |


| Register_Address: 0x92:0x94 <br> Register Name: synth1_post_div_C <br> Default Value: 0x000032 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit <br> Field | Function Name | Description |
| 18 | frm_pulse_polar_or_div | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse polarity: <br> 0 : regular (non-inverse) polarity <br> 1: inverse polarity <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock. <br> Note: Polarity is reversed if the frame pulse is selected by registers 0xB4 to appear on configurable output pins. |
| 19 | frm_pulse_type_or_div | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse type: <br> 0 : ST-BUS type frame pulse (frame boundary straddles in the middle of the frame pulse) <br> 1: GCI Bus type frame pulse (frame boundary defined by the edge of the frame pulse) <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock |
| 23:20 | frm_pulse_or_div | When these bits are programmed to '1111', the appropriate output clock is selected to have a 'frame pulse' shape. Details about the frame pulse type, polarity and frequency are specified in bits 19:0 of this register. <br> When these bits are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with bits 19:0 of this register creates postdivider ratio for the output clock (i.e. division ratio between appropriate VCO frequency and the desired output clock frequency) <br> Note: Maximum division ratio for 'normal' clock is 0xEFFFFF = 15728639. |


| Register_Address: 0x95:0x97 <br> Register Name: synth1_post_div_D <br> Default Value: 0x000032 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 15:0 | frm_pulse_period_or_div | When bits 23:20 of this register are programmed to '1111', binary value of these bits represent number of periods of the selected related clock in between two frame pulses <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock (Synthesizer1 Post Divider value P1D). The Synthesizer1 VCO frequency is divided by the P1D value to get desired output clock frequency on selected output pins. <br> Note: The output clock duty-cycle may not be within specified $45 \%$ to $55 \%$ when post divider value P1D is an odd number and where frequency of the output clock is close to the maximum output frequency supported by hpoutclk. The worst case duty-cycle is $30 \%$ is when synthesizer frequency is set to 1 GHz and the P1D is set to 7 . If dutycycle of $45 \%$ to $55 \%$ is required, user can set synthesizer to run at 1 GHz * 8/7 and P1D to 8 which will still generate the same frequency but within $45 \%$ to $55 \%$ duty-cycle. <br> For odd P1D values greater than or equal to 41 ( $43,45 \ldots$ ) the dutycycle will be within $45 \%$ to $55 \%$. <br> For even P1D values duty-cycle is always within $45 \%$ to $55 \%$. |
| 17:16 | frm_pulse_clk_sel_or_div | When bits 23:20 of this register are programmed to '1111', these bits select related clock (postdivider) within the same synthesizer 1 (frame pulse width is equal to the related clock period): <br> 00: clock 0 (Synth 1 postdivider A) <br> 01: clock 1 (Synth 1 postdivider B) <br> 10: clock 2 (Synth 1 postdivider C) <br> 11: reserved <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock. <br> Note: It is forbidden for frame pulse to select 'itself' as its related clock |


| Register_Address: 0x95:0x97 <br> Register Name: synth1_post_div_D <br> Default Value: 0x000032 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 18 | frm_pulse_polar_or_div | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse polarity: <br> 0 : regular (non-inverse) polarity <br> 1: inverse polarity <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock. <br> Note: Polarity is reversed if the frame pulse is selected by registers $0 \times B 4$ to appear on configurable output pins. |
| 19 | frm_pulse_type_or_div | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse type: <br> 0: ST-BUS type frame pulse (frame boundary straddles in the middle of the frame pulse) <br> 1: GCI Bus type frame pulse (frame boundary defined by the edge of the frame pulse) <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock |
| 23:20 | frm_pulse_or_div | When these bits are programmed to '1111', the appropriate output clock is selected to have a 'frame pulse' shape. Details about the frame pulse type, polarity and frequency are specified in bits 19:0 of this register. <br> When these bits are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with bits 19:0 of this register creates postdivider ratio for the output clock (i.e. division ratio between appropriate VCO frequency and the desired output clock frequency) <br> Note: Maximum division ratio for 'normal' clock is $0 \times$ EFFFFF $=$ 15728639. |


| Register_Address: 0x98:0x9A <br> Register Name: synth2_post_div_A <br> Default Value: 0x000000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| $\begin{gathered} \text { Bit } \\ \text { Field } \end{gathered}$ | Function Name | Description |
| 15:0 | frm_pulse_period_or_div | When bits 23:20 of this register are programmed to '1111', binary value of these bits represent number of periods of the selected related clock in between two frame pulses <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock (Synthesizer2 Post Divider value P2A). The Synthesizer2 VCO frequency is divided by the P2A value to get desired output clock frequency on selected output pins. |
| 17:16 | frm_pulse_clk_sel_or_div | When bits 23:20 of this register are programmed to '1111', these bits select related clock (postdivider) within the same synthesizer 2 (frame pulse width is equal to the related clock period): <br> 00: reserved <br> 01: clock 1 (Synth 2 postdivider B) <br> 10: clock 2 (Synth 2 postdivider C) <br> 11: clock 3 (Synth 2 postdivider D) <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock. <br> Note: It is forbidden for frame pulse to select 'itself' as its related clock |
| 18 | frm_pulse_polar_or_div | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse polarity: <br> 0 : regular (non-inverse) polarity <br> 1: inverse polarity <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock |
| 19 | frm_pulse_type_or_div | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse type: <br> 0 : ST-BUS type frame pulse (frame boundary straddles in the middle of the frame pulse) <br> 1: GCI Bus type frame pulse (frame boundary defined by the edge of the frame pulse) <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock |


| Register_Address: $0 \times 98: 0 \times 9 A$ <br> Register Name: synth2_post_div_A <br> Default Value: $0 \times 000000$ <br> Type:R/W |  |  |
| :---: | :--- | :--- |
| Bit <br> Field | Function Name |  |
| $23: 20$ | frm_pulse_or_div | When these bits are programmed to '1111', the appropriate output clock <br> is selected to have a 'frame pulse' shape. Details about the frame pulse <br> type, polarity and frequency are specified in bits 19:0 of this register. <br> When these bits are programmed to any other value, the appropriate <br> output clock is selected to have a 'normal' 50\% duty cycle clock, and <br> binary value of these bits combined with bits 19:0 of this register creates <br> postdivider ratio for the output clock (i.e. division ratio between <br> appropriate VCO frequency and the desired output clock frequency) |
| Note: Maximum division ratio for 'normal' clock is 0xEFFFFF $=$ |  |  |
| 15728639. |  |  |


| Register_Address: 0x9B:0x9D <br> Register Name: synth2_post_div_B <br> Default Value: $0 \times 00000$ <br> Type:R/W |  |  |
| :---: | :--- | :--- |
| Bit <br> Field | Function Name |  |
| $15: 0$ | frm_pulse_period_or_div | When bits 23:20 of this register are programmed to '1111', binary value <br> of these bits represent number of periods of the selected related clock in <br> between two frame pulses |
| When bits 23:20 of this register are programmed to any other value, the <br> appropriate output clock is selected to have a 'normal' 50\% duty cycle <br> clock, and binary value of these bits combined with other bits of this <br> register creates postdivider ratio for the output clock (Synthesizer2 Post <br> Divider value P2B). The Synthesizer2 VCO frequency is divided by the <br> P2B value to get desired output clock frequency on selected output pins. |  |  |


| Register_Address: 0x9B:0x9D <br> Register Name: synth2_post_div_B <br> Default Value: 0x000000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit <br> Field | Function Name | Description |
| 17:16 | frm_pulse_clk_sel_or_div | When bits 23:20 of this register are programmed to '1111', these bits select related clock (postdivider) within the same synthesizer 2 (frame pulse width is equal to the related clock period): <br> 00: clock 0 (Synth 2 postdivider A) <br> 01: reserved <br> 10: clock 2 (Synth 2 postdivider C) <br> 11: clock 3 (Synth 2 postdivider D) <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock. <br> Note: It is forbidden for frame pulse to select 'itself' as its related clock |
| 18 | frm_pulse_polar_or_div | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse polarity: <br> 0 : regular (non-inverse) polarity <br> 1: inverse polarity <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock |
| 19 | frm_pulse_type_or_div | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse type: <br> 0: ST-BUS type frame pulse (frame boundary straddles in the middle of the frame pulse) <br> 1: GCI Bus type frame pulse (frame boundary defined by the edge of the frame pulse) <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock |


| Register_Address: 0x9B:0x9D <br> Register Name: synth2_post_div_B <br> Default Value: 0x000000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit <br> Field | Function Name | Description |
| 23:20 | frm_pulse_or_div | When these bits are programmed to '1111', the appropriate output clock is selected to have a 'frame pulse' shape. Details about the frame pulse type, polarity and frequency are specified in bits 19:0 of this register. <br> When these bits are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with bits 19:0 of this register creates postdivider ratio for the output clock (i.e. division ratio between appropriate VCO frequency and the desired output clock frequency) <br> Note: Maximum division ratio for 'normal' clock is 0xEFFFFF = 15728639. |


| Register_Address: 0x9E:0xA0 <br> Register Name: synth2_post_div_C <br> Default Value: 0x000000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 15:0 | frm_pulse_period_or_div | When bits 23:20 of this register are programmed to '1111', binary value of these bits represent number of periods of the selected related clock in between two frame pulses <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock (Synthesizer2 Post Divider value P2C). The Synthesizer2 VCO frequency is divided by the P2C value to get desired output clock frequency on selected output pins. |


| Register_Address: 0x9E:0xA0 <br> Register Name: synth2_post_div_C <br> Default Value: 0x000000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 17:16 | frm_pulse_clk_sel_or_div | When bits 23:20 of this register are programmed to '1111', these bits select related clock (postdivider) within the same synthesizer 2 (frame pulse width is equal to the related clock period): <br> 00: clock 0 (Synth 2 postdivider A) <br> 01: clock 1 (Synth 2 postdivider B) <br> 10: reserved <br> 11: clock 3 (Synth 2 postdivider D) <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock. <br> Note: It is forbidden for frame pulse to select 'itself' as its related clock |
| 18 | frm_pulse_polar_or_div | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse polarity: <br> 0: regular (non-inverse) polarity <br> 1: inverse polarity <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock |
| 19 | frm_pulse_type_or_div | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse type: <br> 0 : ST-BUS type frame pulse (frame boundary straddles in the middle of the frame pulse) <br> 1: GCI Bus type frame pulse (frame boundary defined by the edge of the frame pulse) <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock |


| Register_Address: 0x9E:0xA0 <br> Register Name: synth2_post_div_C <br> Default Value: 0x000000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 23:20 | frm_pulse_or_div | When these bits are programmed to '1111', the appropriate output clock is selected to have a 'frame pulse' shape. Details about the frame pulse type, polarity and frequency are specified in bits 19:0 of this register. <br> When these bits are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with bits 19:0 of this register creates postdivider ratio for the output clock (i.e. division ratio between appropriate VCO frequency and the desired output clock frequency) <br> Note: Maximum division ratio for 'normal' clock is 0xEFFFFF = 15728639. |


| Register_Address: $0 \times A 1: 0 x A 3$ <br> Register Name: synth2_post_div_D <br> Default Value: $\mathbf{0 x 0 0 0 0 0 0}$ <br> Type:R/W |  |  |
| :---: | :--- | :--- |
| Bit <br> Field | Function Name |  |
| $15: 0$ | frm_pulse_period_or_div | When bits $23: 20$ of this register are programmed to '11111', binary value <br> of these bits represent number of periods of the selected related clock in <br> between two frame pulses |
| When bits $23: 20$ of this register are programmed to any other value, the <br> appropriate output clock is selected to have a 'normal' 50\% duty cycle <br> lock, and binary value of these bits combined with other bits of this <br> register creates postdivider ratio for the output clock (Synthesizer2 Post <br> Divider value P2D). The Synthesizer2 VCO frequency is divided by the <br> P2D value to get desired output clock frequency on selected output pins. |  |  |


| Register_Address: 0xA1:0xA3 <br> Register Name: synth2_post_div_D <br> Default Value: 0x000000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit <br> Field | Function Name | Description |
| 17:16 | frm_pulse_clk_sel_or_div | When bits 23:20 of this register are programmed to '1111', these bits select related clock (postdivider) within the same synthesizer 2 (frame pulse width is equal to the related clock period): <br> 00: clock 0 (Synth 2 postdivider A) <br> 01: clock 1 (Synth 2 postdivider B) <br> 10: clock 2 (Synth 2 postdivider C) <br> 11: reserved <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock. <br> Note: It is forbidden for frame pulse to select 'itself' as its related clock |
| 18 | frm_pulse_polar_or_div | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse polarity: <br> 0 : regular (non-inverse) polarity <br> 1: inverse polarity <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock |
| 19 | frm_pulse_type_or_div | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse type: <br> 0: ST-BUS type frame pulse (frame boundary straddles in the middle of the frame pulse) <br> 1: GCI Bus type frame pulse (frame boundary defined by the edge of the frame pulse) <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock |


| Register_Address: 0xA1:0xA3 <br> Register Name: synth2_post_div_D <br> Default Value: 0x000000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 23:20 | frm_pulse_or_div | When these bits are programmed to '1111', the appropriate output clock is selected to have a 'frame pulse' shape. Details about the frame pulse type, polarity and frequency are specified in bits 19:0 of this register. <br> When these bits are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with bits 19:0 of this register creates postdivider ratio for the output clock (i.e. division ratio between appropriate VCO frequency and the desired output clock frequency) <br> Note: Maximum division ratio for 'normal' clock is 0xEFFFFF = 15728639. |

## Register_Address: 0xA4:0xA6

Register Name: synth3_post_div_A
Default Value: 0x000000
Type:R/W

| Bit <br> Field | Function Name | Description |
| :---: | :---: | :--- |
| $15: 0$ | frm_pulse_period_or_div | When bits 23:20 of this register are programmed to '1111', binary value <br> of these bits represent number of periods of the selected related clock in <br> between two frame pulses |
|  | When bits 23:20 of this register are programmed to any other value, the <br> appropriate output clock is selected to have a 'normal' 50\% duty cycle <br> clock, and binary value of these bits combined with other bits of this <br> register creates postdivider ratio for the output clock (Synthesizer3 Post <br> Divider value P3A). The Synthesize3 VCO frequency in divided by the <br> P3A value to get desired output clock frequency on selected output pins. |  |


| Register_Address: 0xA4:0xA6 <br> Register Name: synth3_post_div_A <br> Default Value: 0x000000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit <br> Field | Function Name | Description |
| 17:16 | frm_pulse_clk_sel_or_div | When bits 23:20 of this register are programmed to '1111', these bits select related clock (postdivider) within the same synthesizer 3 (frame pulse width is equal to the related clock period): <br> 00: reserved <br> 01: clock 1 (Synth 3 postdivider B) <br> 10: clock 2 (Synth 3 postdivider C) <br> 11: clock 3 (Synth 3 postdivider D) <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock. <br> Note: It is forbidden for frame pulse to select 'itself' as its related clock |
| 18 | frm_pulse_polar_or_div | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse polarity: <br> 0 : regular (non-inverse) polarity <br> 1: inverse polarity <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock |
| 19 | frm_pulse_type_or_div | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse type: <br> 0: ST-BUS type frame pulse (frame boundary straddles in the middle of the frame pulse) <br> 1: GCI Bus type frame pulse (frame boundary defined by the edge of the frame pulse) <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock |


| Register_Address: 0xA4:0xA6 <br> Register Name: synth3_post_div_A <br> Default Value: 0x000000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 23:20 | frm_pulse_or_div | When these bits are programmed to '1111', the appropriate output clock is selected to have a 'frame pulse' shape. Details about the frame pulse type, polarity and frequency are specified in bits 19:0 of this register. <br> When these bits are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with bits 19:0 of this register creates postdivider ratio for the output clock (i.e. division ratio between appropriate VCO frequency and the desired output clock frequency) <br> Note: Maximum division ratio for 'normal' clock is 0xEFFFFF = 15728639. |


| Register_Address: 0xA7:0xA9 <br> Register Name: synth3_post_div_B <br> Default Value: 0x000000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 15:0 | frm_pulse_period_or_div | When bits 23:20 of this register are programmed to '1111', binary value of these bits represent number of periods of the selected related clock in between two frame pulses <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock (Synthesizer3 Post Divider value P3B). The Synthesizer3 VCO frequency is divided by the P3B value to get desired output clock frequency on selected output pins. |


| Register_Address: 0xA7:0xA9 <br> Register Name: synth3_post_div_B <br> Default Value: 0x000000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit <br> Field | Function Name | Description |
| 17:16 | frm_pulse_clk_sel_or_div | When bits 23:20 of this register are programmed to '1111', these bits select related clock (postdivider) within the same synthesizer 3 (frame pulse width is equal to the related clock period): <br> 00: clock 0 (Synth 3 postdivider A) <br> 01: reserved <br> 10: clock 2 (Synth 3 postdivider C) <br> 11: clock 3 (Synth 3 postdivider D) <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock. <br> Note: It is forbidden for frame pulse to select 'itself' as its related clock |
| 18 | frm_pulse_polar_or_div | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse polarity: <br> 0 : regular (non-inverse) polarity <br> 1: inverse polarity <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock |
| 19 | frm_pulse_type_or_div | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse type: <br> 0: ST-BUS type frame pulse (frame boundary straddles in the middle of the frame pulse) <br> 1: GCI Bus type frame pulse (frame boundary defined by the edge of the frame pulse) <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock |


| Register_Address: 0xA7:0xA9 <br> Register Name: synth3_post_div_B <br> Default Value: 0x000000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 23:20 | frm_pulse_or_div | When these bits are programmed to '1111', the appropriate output clock is selected to have a 'frame pulse' shape. Details about the frame pulse type, polarity and frequency are specified in bits 19:0 of this register. <br> When these bits are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with bits 19:0 of this register creates postdivider ratio for the output clock (i.e. division ratio between appropriate VCO frequency and the desired output clock frequency) <br> Note: Maximum division ratio for 'normal' clock is 0xEFFFFF = 15728639. |


| Register_Address: 0xAA:0xAC <br> Register Name: synth3_post_div_C <br> Default Value: 0x000000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 15:0 | frm_pulse_period_or_div | When bits 23:20 of this register are programmed to '1111', binary value of these bits represent number of periods of the selected related clock in between two frame pulses <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock (Synthesizer3 Post Divider value P3C). The Synthesizer3 VCO frequency is divided by the P3C value to get desired output clock frequency on selected output pins. |


| Register_Address: 0xAA:0xAC <br> Register Name: synth3_post_div_C <br> Default Value: 0x000000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 17:16 | frm_pulse_clk_sel_or_div | When bits 23:20 of this register are programmed to '1111', these bits select related clock (postdivider) within the same synthesizer 3 (frame pulse width is equal to the related clock period): <br> 00: clock 0 (Synth 3 postdivider A) <br> 01: clock 1 (Synth 3 postdivider B) <br> 10: reserved <br> 11: clock 3 (Synth 3 postdivider D) <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock. <br> Note: It is forbidden for frame pulse to select 'itself' as its related clock |
| 18 | frm_pulse_polar_or_div | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse polarity: <br> 0 : regular (non-inverse) polarity <br> 1: inverse polarity <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock |
| 19 | frm_pulse_type_or_div | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse type: <br> 0 : ST-BUS type frame pulse (frame boundary straddles in the middle of the frame pulse) <br> 1: GCI Bus type frame pulse (frame boundary defined by the edge of the frame pulse) <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock |


| Register_Address: 0xAA:0xAC <br> Register Name: synth3_post_div_C <br> Default Value: 0x000000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 23:20 | frm_pulse_or_div | When these bits are programmed to '1111', the appropriate output clock is selected to have a 'frame pulse' shape. Details about the frame pulse type, polarity and frequency are specified in bits 19:0 of this register. <br> When these bits are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with bits 19:0 of this register creates postdivider ratio for the output clock (i.e. division ratio between appropriate VCO frequency and the desired output clock frequency) <br> Note: Maximum division ratio for 'normal' clock is 0xEFFFFF = 15728639. |


| Register_Address: 0xAD:0xAF <br> Register Name: synth3_post_div_D <br> Default Value: 0x000000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| $\begin{gathered} \text { Bit } \\ \text { Field } \end{gathered}$ | Function Name | Description |
| 15:0 | frm_pulse_period_or_div | When bits 23:20 of this register are programmed to '1111', binary value of these bits represent number of periods of the selected related clock in between two frame pulses <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock (Synthesizer3 Post Divider value P3D). The Synthesizer3 VCO frequency is divided by the P3D value to get desired output clock frequency on selected output pins. |


| Register_Address: 0xAD:0xAF <br> Register Name: synth3_post_div_D <br> Default Value: 0x000000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit <br> Field | Function Name | Description |
| 17:16 | frm_pulse_clk_sel_or_div | When bits 23:20 of this register are programmed to '1111', these bits select related clock (postdivider) within the same synthesizer 3 (frame pulse width is equal to the related clock period): <br> 00: clock 0 (Synth 3 postdivider A) <br> 01: clock 1 (Synth 3 postdivider B) <br> 10: clock 2 (Synth 3 postdivider C) <br> 11: reserved <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock. <br> Note: It is forbidden for frame pulse to select 'itself' as its related clock |
| 18 | frm_pulse_polar_or_div | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse polarity: <br> 0 : regular (non-inverse) polarity <br> 1: inverse polarity <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock |
| 19 | frm_pulse_type_or_div | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse type: <br> 0 : ST-BUS type frame pulse (frame boundary straddles in the middle of the frame pulse) <br> 1: GCI Bus type frame pulse (frame boundary defined by the edge of the frame pulse) <br> When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock |


| Register_Address: 0xAD:0xAF <br> Register Name: synth3_post_div_D <br> Default Value: 0x000000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 23:20 | frm_pulse_or_div | When these bits are programmed to '1111', the appropriate output clock is selected to have a 'frame pulse' shape. Details about the frame pulse type, polarity and frequency are specified in bits 19:0 of this register. <br> When these bits are programmed to any other value, the appropriate output clock is selected to have a 'normal' $50 \%$ duty cycle clock, and binary value of these bits combined with bits 19:0 of this register creates postdivider ratio for the output clock (i.e. division ratio between appropriate VCO frequency and the desired output clock frequency) <br> Note: Maximum division ratio for 'normal' clock is 0xEFFFFF = 15728639. |


| Register_Address: 0xB0 Register Name: hp_diff_en Default Value: 0x55 Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit <br> Field | Function Name | Description |
| 7:0 | hp_diff_en | Set high to enable corresponding high performance differential output. Set low to tristate the corresponding output. <br> xxxxxxx1: enables hpdiff0_p/n <br> xxxxxx1x: enables hpdiff1_p/n <br> xxxxx1xx: enables hpdiff2_p/n <br> xxxx1xxx: enables hpdiff3_p/n <br> xxx1xxxx: enables hpdiff4_p/n <br> xx1xxxxx: enables hpdiff5_p/n <br> x1xxxxxx: enables hpdiff6_p/n <br> 1xxxxxxx: enables hpdiff7_p/n |


| Register_Address: 0xB1 <br> Register Name: $\mathbf{h p \_ c m o s \_ e n ~}$ <br> Default Value: 0x0F <br> Type:R/W |  |  |
| :---: | :--- | :--- |
| Bit <br> Field | Function Name |  |
| $3: 0$ | hp_cmos_en | Set high to enable corresponding high performance output. Set low to <br> tristate the corresponding output. <br> xxx1: enables hpout0 <br> xx1x: enables hpout1 <br> x1xx: enables hpout2 <br> $1 \times x x: ~ e n a b l e s ~ h p o u t 3 ~$ |
| $7: 4$ | reserved | reserved |


| Register_Address: 0xB2 <br> Register Name: config_output_mode_7_4 <br> Default Value: 0x00 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit <br> Field | Function Name | Description |
| 2:0 | config_output_mode_5_4 | These bits are used to enable outputs, and to select the mode of operation for configurable outputs 4 and 5 <br> 000: disable outputs <br> 001: enable outclk 4 in CMOS mode <br> 010: enable outclk5 in CMOS mode <br> 011: enable outclk4 and outclk5 in CMOS mode <br> 100: enable outclk4 and outclk5 in complementary CMOS mode (outclk5 is inverted outclk4) <br> 101: enable HCSL differential outputs <br> 110: enable LVDS differential outputs <br> 111: enable PECL differential outputs |
| 3 | reserved | reserved |
| 6:4 | config_output_mode_7_6 | description same as for config_output_mode_5_4 above |
| 7 | reserved | reserved |


| Register_Address: 0xB3 <br> Register Name: config_output_mode_3_0 <br> Default Value: 0x00 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit <br> Field | Function Name | Description |
| 2:0 | config_output_mode_1_0 | These bits are used to enable outputs, and to select the mode of operation for configurable outputs 0 and 1 <br> 000: disable outputs <br> 001: enable outclk0 in CMOS mode <br> 010: enable outclk1 in CMOS mode <br> 011: enable outclk0 and outclk1 in CMOS mode <br> 100: enable outclk0 and outclk1 in complementary CMOS mode (outclk1 is inverted outclk0) <br> 101: enable HCSL differential outputs <br> 110: enable LVDS differential outputs <br> 111: enable PECL differential outputs |
| 3 | reserved | reserved |
| 6:4 | config_output_mode_3_2 | description same as for config_output_mode_1_0 above |
| 7 | reserved | reserved |


| Register_Address: 0xB4 <br> Register Name: config_output_mux_7_4 <br> Default Value: 0x00 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 1:0 | config_mux_output_4 | These bits determine which clock will be selected to appear on outclk4 output in both, single ended and differential mode. $\begin{aligned} & \text { 00: S3_A (Synthesis Engine 3, Divider A) } \\ & \text { 01: S1_C } \\ & \text { 10 and 11: reserved } \end{aligned}$ <br> Note: Synthesizer 3 has to be enabled in register at address $0 \times 71$ whenever clock from high performance synthesizer 1 (S1) is selected to appear on the outclk in differential mode (LVPECL, LVDS, HCSL). This is not required when outclk is set to LVCMOS mode. |


| Register_Address: 0xB4 <br> Register Name: config_output_mux_7_4 <br> Default Value: 0x00 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| $\begin{gathered} \text { Bit } \\ \text { Field } \end{gathered}$ | Function Name | Description |
| 3:2 | config_mux_output_5 | These bits determine which clock will be selected to appear on outclk5 output when in single ended mode is selected by the 'Configurable output enable and control' register. When differential mode is selected for outclk4 and outclk5, these bits are ignored and outclk5 will have inverted version of outclk 4 output clock. <br> 00: S3_C (Synthesis Engine 3, Divider C) <br> 01: S1_D <br> 10 and 11: reserved <br> Note: Synthesizer 3 has to be enabled in register at address $0 \times 71$ whenever clock from high performance synthesizer 1 (S1) is selected to appear on the outclk in differential mode (LVPECL, LVDS, HCSL). This is not required when outclk is set to LVCMOS mode. |
| 5:4 | config_mux_output_6 | These bits determine which clock will be selected to appear on outclk6 output in both, single ended and differential mode. <br> 00: S3_A (Synthesis Engine 3, Divider A) 01: S1_C <br> 10 and 11: reserved <br> Note: Synthesizer 3 has to be enabled in register at address $0 \times 71$ whenever clock from high performance synthesizer 1 (S1) is selected to appear on the outclk in differential mode (LVPECL, LVDS, HCSL). This is not required when outclk is set to LVCMOS mode. |
| 7:6 | config_mux_output_7 | these bits determine which clock will be selected to appear on outclk7 output when in single ended mode is selected by the 'Configurable output enable and control' register. When differential mode is selected for outclk6 and outclk7, these bits are ignored and outclk7 will have inverted version of outclk6 output clock. <br> 00: S3_D (Synthesis Engine 3, Divider D) 01: S1_D <br> 10 and 11: reserved <br> Note: Synthesizer 3 has to be enabled in register at address $0 \times 71$ whenever clock from high performance synthesizer 1 (S1) is selected to appear on the outclk in differential mode (LVPECL, LVDS, HCSL). This is not required when outclk is set to LVCMOS mode. |


| Register_Address: 0xB5 <br> Register Name: config_output_mux_3_0 <br> Default Value: 0x00 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 1:0 | config_mux_output_0 | These bits determine which clock will be selected to appear on outclk0 output in both, single ended and differential mode. <br> 00: S2_A (Synthesis Engine 2, Divider A) <br> 01: SO_C <br> 10 and 11 : reserved <br> Note: Synthesizer 2 has to be enabled in register at address $0 \times 71$ whenever clock from high performance synthesizer 0 (SO) is selected to appear on the outclk in differential mode (LVPECL, LVDS, HCSL). This is not required when outclk is set to LVCMOS mode. |
| 3:2 | config_mux_output_1 | These bits determine which clock will be selected to appear on outclk1 output when in single ended mode is selected by the 'Configurable output enable and control' register. When differential mode is selected for outclk0 and outclk1, these bits are ignored and outclk1 will have inverted version of outclk0 output clock. <br> 00: S2_B (Synthesis Engine 2, Divider B) <br> 01: SO_C <br> 10 and 11: reserved <br> Note: Synthesizer 2 has to be enabled in register at address $0 \times 71$ whenever clock from high performance synthesizer 0 (SO) is selected to appear on the outclk in differential mode (LVPECL, LVDS, HCSL). This is not required when outclk is set to LVCMOS mode. |
| 5:4 | config_mux_output_2 | These bits determine which clock will be selected to appear on outclk2 output in both, single ended and differential mode. <br> 00: S2_C (Synthesis Engine 2, Divider C) <br> 01: SO_D <br> 10 and 11: reserved <br> Note: Synthesizer 2 has to be enabled in register at address $0 \times 71$ whenever clock from high performance synthesizer 0 (S0) is selected to appear on the outclk in differential mode (LVPECL, LVDS, HCSL). This is not required when outclk is set to LVCMOS mode. |


| Register_Address: 0xB5 <br> Register Name: config_output_mux_3_0 <br> Default Value: 0x00 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 7:6 | config_mux_output_3 | These bits determine which clock will be selected to appear on outclk3 output when in single ended mode is selected by the 'Configurable output enable and control' register. When differential mode is selected for outclk2 and outclk3, these bits are ignored and outclk3 will have inverted version of outclk2 output clock. <br> 00: S2_D (Synthesis Engine 2, Divider D) <br> 01: SO_D <br> 10 and 11: reserved <br> Note: Synthesizer 2 has to be enabled in register at address $0 \times 71$ whenever clock from high performance synthesizer $0(S 0)$ is selected to appear on the outclk in differential mode (LVPECL, LVDS, HCSL). This is not required when outclk is set to LVCMOS mode. |


| Register_Address: 0xB6 <br> Register Name: synth3_stop_clock <br> Default Value: 0x00 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 1:0 | synth3_post_div_A_stop | Appropriate setting of these bits will cause Synthesizer3 Post Divider A to stop clock at either rising or falling edge. <br> Selection: <br> 00-01: continuous run (stop clock function is disabled) <br> 10: stop outclk4 at falling edge (output stays low) <br> 11: stop outclk4 at rising edge (output stays high). <br> Note: <br> This setting assumes that user has selected Synthesizer3 Post Divider A as the source for outclk4 |


| Register_Address: 0xB6 <br> Register Name: synth3_stop_clock <br> Default Value: 0x00 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 3:2 | synth3_post_div_B_stop | Appropriate setting of these bits will cause Synthesizer3 Post Divider B to stop clock at either rising or falling edge. <br> Selection: <br> $00-01$ : continuous run (stop clock function is disabled) <br> 10: stop outclk5 at falling edge (output stays low) <br> 11: stop outclk5 at rising edge (output stays high) <br> Note: <br> This setting assumes that user has selected Synthesizer3 Post Divider B as the source for outclk5 |
| 5:4 | synth3_post_div_C_stop | Appropriate setting of these bits will cause Synthesizer3 Post Divider C to stop clock at either rising or falling edge. <br> Selection: <br> 00-01: continuous run (stop clock function is disabled) <br> 10: stop outclk6 at falling edge (output stays low) <br> 11: stop outclk6 at rising edge (output stays high) <br> Note: <br> This setting assumes that user has selected Synthesizer3 Post Divider C as the source for outclk6 |
| 7:6 | synth3_post_div_D_stop | Appropriate setting of these bits will cause Synthesizer3 Post Divider D to stop clock at either rising or falling edge. <br> Selection: <br> $00-01$ : continuous run (stop clock function is disabled) <br> 10: stop outclk7 at falling edge (output stays low) <br> 11: stop outclk7 at rising edge (output stays high) <br> Note: <br> This setting assumes that user has selected Synthesizer3 Post Divider D as the source for outclk7 |


| Register_Address: 0xB7 <br> Register Name: synth2_stop_clock <br> Default Value: 0x00 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 1:0 | synth2_post_div_A_stop | Appropriate setting of these bits will cause Synthesizer2 Post Divider A to stop clock at either rising or falling edge. <br> Selection: <br> 00-01: continuous run (stop clock function is disabled) <br> 10: stop outclk0 at falling edge (output stays low) <br> 11: stop outclk0 at rising edge (output stays high) <br> Note: <br> This setting assumes that user has selected Synthesizer2 Post Divider A as the source for outclk0 |
| 3:2 | synth2_post_div_B_stop | Appropriate setting of these bits will cause Synthesizer2 Post Divider B to stop clock at either rising or falling edge. <br> Selection: <br> 00-01: continuous run (stop clock function is disabled) <br> 10: stop outclk1 at falling edge (output stays low) <br> 11: stop outclk1 at rising edge (output stays high) <br> Note: <br> This setting assumes that user has selected Synthesizer2 Post Divider B as the source for outclk1 |
| 5:4 | synth2_post_div_C_stop | Appropriate setting of these bits will cause Synthesizer2 Post Divider C to stop clock at either rising or falling edge. <br> Selection: <br> 00-01: continuous run (stop clock function is disabled) <br> 10: stop outclk2 at falling edge (output stays low) <br> 11: stop outclk2 at rising edge (output stays high) <br> Note: <br> This setting assumes that user has selected Synthesizer2 Post Divider C as the source for outclk2 |
| 7:6 | synth2_post_div_D_stop | Appropriate setting of these bits will cause Synthesizer2 Post Divider D to stop clock at either rising or falling edge. <br> Selection: <br> 00-01: continuous run (stop clock function is disabled) <br> 10: stop outclk3 at falling edge (output stays low) <br> 11: stop outclk3 at rising edge (output stays high) <br> Note: <br> This setting assumes that user has selected Synthesizer2 Post Divider D as the source for outclk3 |


| Register_Address: 0xB8 <br> Register Name: synth1_0_stop_clock <br> Default Value: 0x00 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { Bit } \\ & \text { Field } \end{aligned}$ | Function Name | Description |
| 1:0 | synth0_post_div_C_stop | Appropriate setting of these bits will cause Synthesizer0 Post Divider C to stop clock at either rising or falling edge. <br> Selection: <br> 00-01: continuous run (stop clock function is disabled) <br> 10: stop hpoutclk0 at falling edge (output stays low) <br> 11: stop hpoutclk0 at rising edge (output stays high) <br> Note: <br> This setting assumes that user has selected Synthesizer0 Post Divider C as the source for hpoutclk0 |
| 3:2 | synth0_post_div_D_stop | Appropriate setting of these bits will cause Synthesizer0 Post Divider D to stop clock at either rising or falling edge. <br> Selection: <br> 00-01: continuous run (stop clock function is disabled) <br> 10: stop hpoutclk1 at falling edge (output stays low) <br> 11: stop hpoutclk1 at rising edge (output stays high) <br> Note: <br> This setting assumes that user has selected Synthesizer0 Post Divider D as the source for hpoutclk1 |
| 5:4 | synth1_post_div_C_stop | Appropriate setting of these bits will cause Synthesizer1 Post Divider C to stop clock at either rising or falling edge. <br> Selection: <br> $00-01$ : continuous run (stop clock function is disabled) <br> 10: stop hpoutclk2 at falling edge (output stays low) <br> 11: stop hpoutclk2 at rising edge (output stays high) <br> Note: <br> This setting assumes that user has selected Synthesizer31 Post Divider C as the source for hpoutclk2 |
| 7:6 | synth1_post_div_D_stop | Appropriate setting of these bits will cause Synthesizer1 Post Divider D to stop clock at either rising or falling edge. <br> Selection: <br> 00-01: continuous run (stop clock function is disabled) <br> 10: stop hpoutclk3 at falling edge (output stays low) <br> 11: stop hpoutclk3 at rising edge (output stays high) <br> Note: <br> This setting assumes that user has selected Synthesizer1 Post Divider D as the source for hpoutclk3 |


| Register_Address: 0xB9 <br> Register Name:sync_fail_flag_status <br> Default Value: $0 \times 00$ <br> Type:StickyR |  |  |
| :---: | :--- | :--- |
| Bit <br> Field | Function Name |  |
| 0 | Synth0_syncFail_flag | When high, this bit indicates that Synthesizer 0 has lost lock. If this <br> status bit appears set after clearing Synth0_ClearSyncFail_flag (register <br> at address 0xBA), it is indication that Synthesizer 0 has lost lock, <br> therefore generating wrong output frequency. <br> Note: This bit will be set upon power up or device reset. |
| 1 | Synth1_syncFail_flag | Same description as above but for Synth1 |
| 2 | Synth2_syncFail_flag | Same description as above but for Synth2 |
| 3 | Synth3_syncFail_flag | Same description as above but for Synth3 |
| $7: 4$ | reserved | Leave as default. |


| Register_Address: 0xBA <br> Register Name:clear_sync_fail_flag <br> Default Value: $0 \times 00$ <br> Type:R/W |  |  |
| :---: | :--- | :--- |
| Bit <br> Field | Function Name |  |
| 0 | Synth0_clearSyncFail_flag | When high, this bit clears sticky Synth0_syncFail_flag. <br> Note: after clearing Synth0_syncFail_flag, this bit must be set low for <br> normal device operation |
| 1 | Synth1_clearSyncFail_flag | Same description as above but for Synth1 |
| 2 | Synth2_clearSyncFail_flag | Same description as above but for Synth2 |
| 3 | Synth3_clearSyncFail_flag | Same description as above but for Synth3 |
| $7: 4$ | reserved | Leave as default. |


| Register_Address: 0xBF:0xC0 <br> Register Name:phase_shift_s0_postdiv_c <br> Default Value: 0x0000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| $\begin{gathered} \text { Bit } \\ \text { Field } \end{gathered}$ | Function Name | Description |
| 12:0 | phase_shift_s0_postdiv_c | 2's complement binary value of these bits represent phase shift in steps of one period of Synthesizer0 frequency for all clocks coming from Synthesizer0 Post Divider C (0: no shift, -1: delay output clock for 1 period, 1: advance output for 1 period, and so on) |
| 15:13 | quad_shift_s0_postdiv_c | These bits select quadrature phase shift (in 45 degrees step, from 135 to +135 degrees) for all clocks coming from Synthesizer0 Post Divider C. <br> 000: 0 degrees (no shift) <br> 001: -45 degrees <br> 010: -90 degrees <br> 011: -135 degrees <br> 100: -180 (or 180) degrees <br> 101: 135 degrees <br> 110: 90 degrees <br> 111: 45 degrees |


| Register_Address: $\mathbf{0 x C 1 : 0 x C 2 ~}$ <br> Register Name:phase_shift_s0_postdiv_d <br> Default Value: $\mathbf{0 x 0 0 0 0}$ <br> Type:R/W |  |  |
| :---: | :---: | :--- |
| Bit <br> Field | Function Name | Description |
| $12: 0$ | phase_shift_s0_postdiv_d | 2's complement binary value of these bits represent phase shift in <br> steps of one period of Synthesizer0 frequency for all clocks coming <br> from Synthesizer0 Post Divider D (0: no shift, -1: delay output clock for <br> 1 period, 1: advance output for 1 period, and so on) |


| Register_Address: 0xC1:0xC2 <br> Register Name:phase_shift_s0_postdiv_d <br> Default Value: 0x0000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 15:13 | quad_shift_s0_postdiv_d | These bits select quadrature phase shift (in 45 degrees step, from 135 to +135 degrees) for all clocks coming from Synthesizer0 Post Divider D. <br> 000: 0 degrees (no shift) <br> 001: -45 degrees <br> 010: -90 degrees <br> 011: -135 degrees <br> 100: -180 (or 180) degrees <br> 101: 135 degrees <br> 110: 90 degrees <br> 111: 45 degrees |


| Register_Address: 0xC3 <br> Register Name:xo_or_crystal_sel <br> Default Value: $\mathbf{0 x 0 0}$ <br> Type:R/W |  |  |
| :---: | :--- | :--- |
| Bit <br> Field | Function Name |  |
| 0 | xo_or_crystal_sel | 0: enables OSCo driver <br> $1:$ disables OSCo driver <br> Set to 1 when xo is used as master clock. <br> Set to 0 when crystal is used as master clock. |
| $7: 1$ | Reserved | Leave as default |


| Register_Address: $0 \times$ 0x6 <br> Register Name:Chip_revision_2 <br> Default Value: $0 \times 03$ <br> Type:R/W |  |  |
| :---: | :--- | :--- |
| Bit <br> Field | Function Name |  |
| $7: 0$ | Chip_revision_2 | Chip revision number = Ob00000011 <br> Note:also see Chip_revision bits in Register_Address: $0 \times 00$ for full chip <br> revision information |


| Register_Address: 0xC7:0xC8 <br> Register Name:phase_shift_s1_postdiv_c <br> Default Value: 0x0000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit <br> Field | Function Name | Description |
| 12:0 | phase_shift_s1_postdiv_c | 2's complement binary value of these bits represent phase shift in steps of one period of Synthesizer1 frequency for all clocks coming from Synthesizer1 Post Divider C ( 0 : no shift, -1 : delay output clock for 1 period, 1: advance output for 1 period, and so on) |
| 15:13 | quad_shift_s1_postdiv_c | These bits select quadrature phase shift (in 45 degrees step, from -135 to +135 degrees) for all clocks coming from Synthesizer1 Post Divider C. <br> 000: 0 degrees (no shift) <br> 001: -45 degrees <br> 010: -90 degrees <br> 011: -135 degrees <br> 100: -180 (or 180) degrees <br> 101: 135 degrees <br> 110: 90 degrees <br> 111: 45 degrees |


| Register_Address: 0xC9:0xCA <br> Register Name:phase_shift_s1_postdiv_d <br> Default Value: 0x0000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 12:0 | phase_shift_s1_postdiv_d | 2's complement binary value of these bits represent phase shift in steps of one period of Synthesizer1 frequency for all clocks coming from Synthesizer1 Post Divider D (0: no shift, -1: delay output clock for 1 period, 1: advance output for 1 period, and so on) |
| 15:13 | quad_shift_s1_postdiv_d | These bits select quadrature phase shift (in 45 degrees step, from -135 to +135 degrees) for all clocks coming from Synthesizer1 Post Divider D. <br> 000: 0 degrees (no shift) <br> 001: -45 degrees <br> 010: -90 degrees <br> 011: -135 degrees <br> 100: -180 (or 180) degrees <br> 101: 135 degrees <br> 110: 90 degrees <br> 111: 45 degrees |


| Register_Address: 0xCB:0xCC <br> Register Name:phase_shift_s2_postdiv_a <br> Default Value: 0x0000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 12:0 | phase_shift_s2_postdiv_a | 2's complement binary value of these bits represent phase shift in steps of one period of Synthesizer2 frequency for all clocks coming from Synthesizer2 Post Divider A ( 0 : no shift, -1 : delay output clock for 1 period, 1: advance output for 1 period, and so on) |
| 15:13 | quad_shift_s2_postdiv_a | These bits select quadrature phase shift (in 45 degrees step, from -135 to +135 degrees) for all clocks coming from Synthesizer2 Post Divider A. <br> 000: 0 degrees (no shift) <br> 001: -45 degrees <br> 010: -90 degrees <br> 011: -135 degrees <br> 100: -180 (or 180) degrees <br> 101: 135 degrees <br> 110: 90 degrees <br> 111: 45 degrees |


| Register_Address: 0xCD:0xCE <br> Register Name:phase_shift_s2_postdiv_b <br> Default Value: 0x0000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 12:0 | phase_shift_s2_postdiv_b | 2's complement binary value of these bits represent phase shift in steps of one period of Synthesizer2 frequency for all clocks coming from Synthesizer2 Post Divider B ( 0 : no shift, -1 : delay output clock for 1 period, 1: advance output for 1 period, and so on) |
| 15:13 | quad_shift_s2_postdiv_b | These bits select quadrature phase shift (in 45 degrees step, from -135 to +135 degrees) for all clocks coming from Synthesizer2 Post Divider B. <br> 000: 0 degrees (no shift) <br> 001: -45 degrees <br> 010: -90 degrees <br> 011: -135 degrees <br> 100: -180 (or 180) degrees <br> 101: 135 degrees <br> 110: 90 degrees <br> 111: 45 degrees |


| Register_Address: 0xCF:0xD0 <br> Register Name:phase_shift_s2_postdiv_c <br> Default Value: 0x0000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit <br> Field | Function Name | Description |
| 12:0 | phase_shift_s2_postdiv_c | 2's complement binary value of these bits represent phase shift in steps of one period of Synthesizer2 frequency for all clocks coming from Synthesizer2 Post Divider C ( 0 : no shift, -1 : delay output clock for 1 period, 1: advance output for 1 period, and so on) |
| 15:13 | quad_shift_s2_postdiv_c | These bits select quadrature phase shift (in 45 degrees step, from -135 to +135 degrees) for all clocks coming from Synthesizer2 Post Divider C. <br> 000: 0 degrees (no shift) <br> 001: -45 degrees <br> 010: -90 degrees <br> 011: -135 degrees <br> 100: -180 (or 180) degrees <br> 101: 135 degrees <br> 110: 90 degrees <br> 111: 45 degrees |


| Register_Address: 0xD1:0xD2 <br> Register Name:phase_shift_s2_postdiv_d <br> Default Value: 0x0000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 12:0 | phase_shift_s2_postdiv_d | 2's complement binary value of these bits represent phase shift in steps of one period of Synthesizer2 frequency for all clocks coming from Synthesizer2 Post Divider D (0: no shift, -1: delay output clock for 1 period, 1: advance output for 1 period, and so on) |
| 15:13 | quad_shift_s2_postdiv_d | These bits select quadrature phase shift (in 45 degrees step, from -135 to +135 degrees) for all clocks coming from Synthesizer2 Post Divider D. <br> 000: 0 degrees (no shift) <br> 001: -45 degrees <br> 010: -90 degrees <br> 011: -135 degrees <br> 100: -180 (or 180) degrees <br> 101: 135 degrees <br> 110: 90 degrees <br> 111: 45 degrees |


| Register_Address: 0xD3:0xD4 <br> Register Name:phase_shift_s3_postdiv_a <br> Default Value: 0x0000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 12:0 | phase_shift_s3_postdiv_a | 2's complement binary value of these bits represent phase shift in steps of one period of Synthesizer3 frequency for all clocks coming from Synthesizer3 Post Divider A ( 0 : no shift, -1 : delay output clock for 1 period, 1: advance output for 1 period, and so on) |
| 15:13 | quad_shift_s3_postdiv_a | These bits select quadrature phase shift (in 45 degrees step, from - 135 to +135 degrees) for all clocks coming from Synthesizer3 Post Divider A. <br> 000: 0 degrees (no shift) <br> 001: -45 degrees <br> 010: -90 degrees <br> 011: -135 degrees <br> 100: -180 (or 180) degrees <br> 101: 135 degrees <br> 110: 90 degrees <br> 111: 45 degrees |


| Register_Address: 0xD5:0xD6 <br> Register Name:phase_shift_s3_postdiv_b <br> Default Value: 0x0000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 12:0 | phase_shift_s3_postdiv_ b | 2's complement binary value of these bits represent phase shift in steps of one period of Synthesizer3 frequency for all clocks coming from Synthesizer3 Post Divider B (0: no shift, -1: delay output clock for 1 period, 1: advance output for 1 period, and so on) |
| 15:13 | quad_shift_s3_postdiv_b | These bits select quadrature phase shift (in 45 degrees step, from -135 to +135 degrees) for all clocks coming from Synthesizer3 Post Divider B. <br> 000: 0 degrees (no shift) <br> 001: -45 degrees <br> 010: -90 degrees <br> 011: -135 degrees <br> 100: -180 (or 180) degrees <br> 101: 135 degrees <br> 110: 90 degrees <br> 111: 45 degrees |


| Register_Address: 0xD7:0xD8 <br> Register Name:phase_shift_s3_postdiv_c <br> Default Value: 0x0000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 12:0 | phase_shift_s3_postdiv_c | 2's complement binary value of these bits represent phase shift in steps of one period of Synthesizer3 frequency for all clocks coming from Synthesizer3 Post Divider C ( 0 : no shift, -1 : delay output clock for 1 period, 1: advance output for 1 period, and so on) |
| 15:13 | quad_shift_s3_postdiv_c | These bits select quadrature phase shift (in 45 degrees step, from -135 to +135 degrees) for all clocks coming from Synthesizer3 Post Divider C. <br> 000: 0 degrees (no shift) <br> 001: -45 degrees <br> 010: -90 degrees <br> 011: -135 degrees <br> 100: -180 (or 180) degrees <br> 101: 135 degrees <br> 110: 90 degrees <br> 111: 45 degrees |


| Register_Address: 0xD9:0xDA <br> Register Name:phase_shift_s3_postdiv_d <br> Default Value: 0x0000 <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 12:0 | phase_shift_s3_postdiv_d | 2's complement binary value of these bits represent phase shift in steps of one period of Synthesizer3 frequency for all clocks coming from Synthesizer3 Post Divider D (0: no shift, -1: delay output clock for 1 period, 1: advance output for 1 period, and so on) |
| 15:13 | quad_shift_s3_postdiv_d | These bits select quadrature phase shift (in 45 degrees step, from -135 to +135 degrees) for all clocks coming from Synthesizer3 Post Divider D. <br> 000: 0 degrees (no shift) <br> 001: -45 degrees <br> 010: -90 degrees <br> 011: -135 degrees <br> 100: -180 (or 180) degrees <br> 101: 135 degrees <br> 110: 90 degrees <br> 111: 45 degrees |


| Register_Address: 0xDB <br> Register Name:config_output_voltage <br> Default Value: 0x0F <br> Type:R/W |  |  |
| :---: | :---: | :---: |
| Bit Field | Function Name | Description |
| 1:0 | bank1_output_voltage | Based on provided voltage level to the configurable outputs bank 1 (outputs outclk3, outclk2, outclk1 and outclk0), customer must configure these bits to represent that voltage. $\begin{aligned} & 00: 1.5 \mathrm{~V} \\ & 01: 1.8 \mathrm{~V} \\ & \text { 10: } 2.5 \mathrm{~V} \\ & \text { 11: } 3.3 \mathrm{~V} \end{aligned}$ <br> These values are used for appropriate configurable outputs slew rate calculation |
| 3:2 | bank2_output_voltage | Based on provided voltage level to the configurable outputs bank 2 (outputs outclk7, outclk6, outclk5 and outclk4), customer must configure these bits to represent that voltage. $\begin{aligned} & \text { 00: } 1.5 \mathrm{~V} \\ & 01: 1.8 \mathrm{~V} \\ & \text { 10: } 2.5 \mathrm{~V} \\ & \text { 11: } 3.3 \mathrm{~V} \end{aligned}$ <br> These values are used for appropriate configurable outputs slew rate calculation |
| 7:4 | reserved | reserved |


| Register_Address: $0 x D C$ <br> Register Name:config_output_slew_rate <br> Default Value: $0 \times 00$ <br> Type:R/W |  |  |
| :---: | :--- | :--- |
| Bit Field | Function Name |  |
| 0 | slew_rate_outclk_1_0 | Slew rate for outclk1 and outclk0. <br> 0: medium <br> $1:$ <br> 1: fast |
| 1 | slew_rate_outclk_3_2 | Same description as above but for slew_rate_outclk_3_2 |
| 2 | slew_rate_outclk_5_4 | Same description as above but for slew_rate_outclk_5_4 |
| 3 | slew_rate_outclk_7_6 | Same description as above but for slew_rate_outclk_7_6 |
| $7: 4$ | reserved | Leave as default |


| Register_Address: 0xE0 <br> Register Name:gpio_function_pin0 <br> Default Value: $0 \times 00$ <br> Type:R/W |  |  |
| :---: | :---: | :--- |
| Bit Field | Function Name | Description |
| $6: 0$ | gpio_pin0_table_address | Unsigned binary value of these bits represents bit address in the <br> control or status table, depending on 'GPIO0 control or status select' <br> bit. The control and status table consist of 128 bits each. <br> Default: GPIO unused. |
| 7 | gpio_pin0_con_or_stat_sel | Selects whether GPIO0 is input (control) pin or output (status) pin. <br> Selection: <br> $0=$ control <br> $1=$ status |


| Register_Address: 0xE1 <br> Register Name:gpio_function_pin1 <br> Default Value: 0x00 <br> Type:R/W |  |  |
| :---: | :--- | :--- |
| Bit <br> Field | Function Name |  |
| $6: 0$ | gpio_pin1_table_address | Unsigned binary value of these bits represents bit address in the <br> control or status table, depending on 'GPIO1 control or status select' <br> bit. The control and status table consist of 128 bits each. <br> Default: GPIO unused. |
| 7 | gpio_pin1_con_or_stat_sel | Selects whether GPIO1 is input (control) pin or output (status) pin. <br> Selection: <br> $0=$ control <br> $1=$ status |


| Register_Address: 0xE2 <br> Register Name:gpio_function_pin2 <br> Default Value: $\mathbf{0 x 6 0}$ <br> Type:R/W |  |  |
| :---: | :---: | :--- |
| Bit <br> Field | Function Name |  |
| 6:0 | gpio_pin2_table_address | Unsigned binary value of these bits represents bit address in the <br> control or status table, depending on 'GPIO2 control or status select' <br> bit. The control and status table consist of 128 bits each. <br> Default: Enable hpdiff0. |


| Register_Address: 0xE2 <br> Register Name:gpio_function_pin2 <br> Default Value: 0x60 <br> Type:R/W |  |  |  |
| :---: | :--- | :--- | :---: |
| Bit <br> Field | Function Name |  |  |
| 7 | gpio_pin2_con_or_stat_sel | Selects whether GPIO2 is input (control) pin or output (status) pin. <br> Selection: <br> $0=$ control <br> $1=$ status |  |


| Register_Address: 0xE3 <br> Register Name:gpio_function_pin3 <br> Default Value: $0 \times 00$ <br> Type:R/W |  |  |
| :---: | :--- | :--- |
| Bit <br> Field | Function Name |  |
| $6: 0$ | gpio_pin3_table_address | Unsigned binary value of these bits represents bit address in the <br> control or status table, depending on 'GPIO3 control or status select' <br> bit. The control and status table consist of 128 bits each. <br> Default: GPIO unused. |
| 7 | gpio_pin3_con_or_stat_sel | Selects whether GPIO3 is input (control) pin or output (status) pin. <br> Selection: <br> $0=$ control <br> $1=$ status |


| Register_Address: 0xE4 <br> Register Name:gpio_function_pin4 <br> Default Value: 0x00 <br> Type:R/W |  |  |
| :---: | :--- | :--- |
| Bit <br> Field | Function Name | Description |
| $6: 0$ | gpio_pin4_table_address | Unsigned binary value of these bits represents bit address in the <br> control or status table, depending on 'GPIO4 control or status select' <br> bit. The control and status table consist of 128 bits each. <br> Default: GPIO unused. |
| 7 | gpio_pin4_con_or_stat_sel | Selects whether GPIO4 is input (control) pin or output (status) pin. <br> Selection: <br> $0=$ control <br> $1=$ status |


| Register_Address: 0xE5 <br> Register Name:gpio_function_pin5 <br> Default Value: $0 \times 00$ <br> Type:R/W |  |  |
| :---: | :--- | :--- |
| Bit Field | Function Name | Description |
| $6: 0$ | gpio_pin5_table_address | Unsigned binary value of these bits represents bit address in the <br> control or status table, depending on 'GPIO5 control or status select' <br> bit. The control and status table consist of 128 bits each. <br> Default: GPIO unused. |
| 7 | gpio_pin5_con_or_stat_sel | Selects whether GPIO5 is input (control) pin or output (status) pin. <br> Selection: <br> $0=$ control <br> $1=$ status |


| Register_Address: 0xE6 <br> Register Name:gpio_function_pin6 <br> Default Value: 0x00 <br> Type:R/W |  |  |
| :---: | :--- | :--- |
| Bit <br> Field | Function Name |  |
| $6: 0$ | gpio_pin6_table_address | Unsigned binary value of these bits represents bit address in the <br> control or status table, depending on 'GPIO6 control or status select' <br> bit. The control and status table consist of 128 bits each. <br> Default: GPIO unused. |
| 7 | gpio_pin6_con_or_stat_sel | Selects whether GPIO6 is input (control) pin or output (status) pin. <br> Selection: <br> $0=$ control <br> $1=$ status |


| Register_Address: 0xE7 <br> Register Name:gpio_function_pin7 <br> Default Value: 0x00 <br> Type:R/W |  |  |
| :---: | :--- | :--- |
| Bit <br> Field | Function Name | Description |
| $6: 0$ | gpio_pin7_table_address | Unsigned binary value of these bits represents bit address in the <br> control or status table, depending on 'GPIO7 control or status select' <br> bit. The control and status table consist of 128 bits each. <br> Default: GPIO unused. |
| 7 | gpio_pin7_con_or_stat_sel | Selects whether GPIO7 is input (control) pin or output (status) pin. <br> Selection: <br> $0=$ control <br> $1=$ status |


| Register_Address: 0xE8 <br> Register Name:gpio_function_pin8 <br> Default Value: $0 \times 00$ <br> Type:R/W |  |  |
| :---: | :--- | :--- |
| Bit <br> Field | Function Name | Description |
| $6: 0$ | gpio_pin8_table_address | Unsigned binary value of these bits represents bit address in the <br> control or status table, depending on 'GPIO8 control or status select' <br> bit. The control and status table consist of 128 bits each. <br> Deafault: GPIO unused. |
| 7 | gpio_pin8_con_or_stat_sel | Selects whether GPIO8 is input (control) pin or output (status) pin. <br> Selection: <br> $0=$ control <br> $1=$ status |


| Register_Address: 0xE9 <br> Register Name:gpio_function_pin9 <br> Default Value: 0x00 <br> Type:R/W |  |  |
| :---: | :--- | :--- |
| Bit <br> Field | Function Name |  |
| $6: 0$ | gpio_pin9_table_address | Unsigned binary value of these bits represents bit address in the <br> control or status table, depending on 'GPIO9 control or status select' <br> bit. The control and status table consist of 128 bits each. <br> Deafault: GPIO unused. |
| 7 | gpio_pin9_con_or_stat_sel | Selects whether GPIO9 is input (control) pin or output (status) pin. <br> Selection: <br> $0=$ control <br> $1=$ status |


| Register_Address: 0xEA <br> Register Name:gpio_function_pin10 <br> Default Value: 0x00 <br> Type:R/W |  |  |
| :---: | :--- | :--- |
| Bit <br> Field | Function Name |  |
| $6: 0$ | gpio_pin10_table_address | Unsigned binary value of these bits represents bit address in the <br> control or status table, depending on 'GPIO10 control or status select' <br> bit. The control and status table consist of 128 bits each. <br> Default: GPIO unused |
| 7 | gpio_pin10_con_or_stat_s <br> el | Selects whether GPIO10 is input (control) pin or output (status) pin. <br> Selection: <br> $0=$ control <br> $1=$ |


| Register_Address: 0xEB <br> Register Name:gpio_function_pin11 <br> Default Value: 0x00 <br> Type:R/W |  |  |
| :---: | :--- | :--- |
| Bit <br> Field | Function Name | Description |
| $6: 0$ | gpio_pin11_table_address | Unsigned binary value of these bits represents bit address in the <br> control or status table, depending on 'GPIO11 control or status select' <br> bit. The control and status table consist of 128 bits each. <br> Default: GPIO unused |
| 7 | gpio_pin11_con_or_stat_sel | Selects whether GPIO11 is input (control) pin or output (status) pin. <br> Selection: <br> $0=$ control <br> $1=$ status |


| Register_Address: 0xF7 <br> Register Name:spurs_suppression <br> Default Value: $\mathbf{0 x 0 0}$ <br> Type:R/W |  |  |
| :---: | :--- | :--- |
| Bit <br> Field | Function Name |  |
| $7: 0$ | spurs_suppression | This register is used for spurs suppression. Depending on the <br> synthesizer configuration GUI will generate recommended value. <br> Please refer to GUI for recommended value that should be written to <br> this register. When the spurs_supression register is changed, the <br> ZL30230 requires 200msec to reconfigure itself, no reads or writes to <br> the device are permitted during this reconfiguration period. The <br> spurs_suppression register should only be written with values <br> recommended by the ZL30230 GUI and it should only be written if a <br> 24.576 MHz master clock oscillator or crystal resonator is being used |

### 9.0 AC and DC Electrical Characteristics

Absolute Maximum Ratings*

|  | Parameter | Symbol | Min. | Max. | Units |
| :---: | :--- | :---: | :---: | :---: | :---: |
| 1 | Supply voltage | $\mathrm{V}_{\text {DD_R }}$ | -0.5 | 4.6 | V |
| 2 | Core supply voltage | $\mathrm{V}_{\text {CORE_R }}$ | -0.5 | 2.5 | V |
| 3 | Voltage on any digital pin | $\mathrm{V}_{\text {PIN }}$ | -0.5 | 6 | V |
| 4 | Voltage on osci and osco pin | $\mathrm{V}_{\mathrm{OSC}}$ | -0.3 | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| 5 | Storage temperature | $\mathrm{T}_{\mathrm{ST}}$ | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |

* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.
* Voltages are with respect to ground (GND) unless otherwise stated


## Recommended Operating Conditions*

|  | Characteristics | Sym. | Min. | Typ. | Max. | Units |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| 1 | Supply voltage | $\mathrm{V}_{\mathrm{DD}-\mathrm{IO}}$ <br> $\mathrm{A} \mathrm{V}_{\mathrm{DD}}$ | 3.135 | 3.30 | 3.465 | V |
| 2 | Core supply voltage | $\mathrm{V}_{\mathrm{CORE}}$ | 1.71 | 1.80 | 1.89 | V |
| 3 | Operating temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | 25 | 85 | ${ }^{\circ} \mathrm{C}$ |
| 4 | Input voltage | $\mathrm{V}_{\mathrm{DD}-\mathrm{IO}}$ | 2.97 | 3.30 | 3.63 | V |
| 5 | I/O Bank Supply Voltage | ${\mathrm{B} 1 \mathrm{~V}_{\mathrm{DD}-\mathrm{IO}},}^{1.425}$ | 1.5 | 1.575 | V |  |
|  |  | $\mathrm{~B}_{\mathrm{DD}-\mathrm{O}}$ | 1.71 | 1.8 | 1.89 |  |
|  |  |  | 2.375 | 2.5 | 2.625 |  |

* Voltages are with respect to ground (GND) unless otherwise stated

DC Electrical Characteristics - Power - Core

|  | Characteristics | Sym. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Core supply current (Vcore) | $\mathrm{I}_{\text {CORE }}$ (Vdd 3.3V) | 46 | 48 | mA |  |
|  |  | $\mathrm{I}_{\text {CORE }}(\mathrm{Vdd} 1.8 \mathrm{~V}$ ) | 102 | 109 | mA |  |
| 2 | Current for each HP Synthesis Engine | $\mathrm{I}_{\text {SYN }}(\mathrm{Vdd} 3.3 \mathrm{~V}$ ) | 57 | 73 | mA |  |
|  |  | $\mathrm{I}_{\text {SYN }}(\mathrm{Vdd} 1.8 \mathrm{~V}$ ) | 0.2 | 1 | mA |  |
| 3 | Current for each General Purpose Synthesis Engine | $\mathrm{I}_{\text {SYN }}(\mathrm{Vdd} 3.3 \mathrm{~V})$ | 4 | 7 | mA |  |
|  |  | $\mathrm{I}_{\mathrm{SYN}}(\mathrm{Vdd} 1.8 \mathrm{~V})$ | 12 | 13 | mA |  |

DC Electrical Characteristics - Power - High Performance Outputs

|  | Characteristics | Sym. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Power for each hpdiff clock driver | $\mathrm{P}_{\text {hpdiff }}$ (Vdd 3.3V) | 85 | 91 | mW | Including power to biasing and load resistors $\mathrm{R}_{\mathrm{L}}=50 \Omega$ |
| 2 | Power for each hpdiff clock driver minus power dissipated in the biasing and load resistors. | $\mathrm{P}_{\text {hpdiff }}(\mathrm{Vdd} 3.3 \mathrm{~V})$ | 36 | 42 | mW | Without power to biasing and load resistors $R_{L}=50 \Omega$ |
| 3 | Power for each hpdiff clock driver (reduced power mode) | $\mathrm{P}_{\text {hpdifflp }}$ (Vdd 3.3V) | 80 | 86 | mW | Including power to biasing and load resistors $R_{L}=50 \Omega$ |
| 4 | Power for each hpdiff clock driver minus power dissipated in the load resistor. (reduced power mode) | $\mathrm{P}_{\text {hpdifflp }}$ (Vdd 3.3V) | 31 | 37 | mW | Without power to biasing and load resistors $R_{L}=50 \Omega$ |
| 5 | Power for each output divider of high performance synthesizers (enabled if one of two differential outputs assigned to it is enabled). | $\mathrm{P}_{\text {div }}$ (Vdd 3.3V) | 17 | 40 | mW |  |
| 6 | Power for each hpoutclk clock driver | $\mathrm{P}_{\text {hpout }}(\mathrm{Vdd} 3.3 \mathrm{~V}$ ) | 17+ 7 | 40+36 | mW | 155.52 MHz output <br> 10 pF load fixed power (due to output divider) + variable power (proportional to freqeuncy and load) |

DC Electrical Characteristics * - Power - Configurable Outputs

|  | Characteristics | Sym. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Power for each outclk clock driver in LVDS mode | PoutLVDS | 32 | 35 | mW | Including power to load resistor $\mathrm{R}_{\mathrm{L}}=$ $100 \Omega$ |
| 2 | Power for each LVDS clock driver minus power dissipated in the load resistor | $P_{\text {Out- }}$ <br> LVDS | 31 | 34 | mW | Without power to load resistor $\mathrm{R}_{\mathrm{L}}$ $=100 \Omega$ |
| 3 | Power for each outclk clock driver in LVPECL mode | Pout- <br> LVPECL | 80 | 81 | mW | Including power to biasing and load resistors $R_{L}=50 \Omega$ |
| 4 | Power for each LVPECL clock driver minus power dissipated in the biasing and load resistors | Pout- <br> LVPECL | 38 | 39 | mW | Without power to biasing and load resistors $\mathrm{R}_{\mathrm{L}}=50 \Omega$ |
| 5 | Power for each outclk clock driver in HCSL mode | $P_{\text {Out- }}$ HCSL | 62 | 64 | mW | Including power to load resistors $\mathrm{R}_{\mathrm{L}}=$ $33 \Omega+50 \Omega$ |
| 6 | Power for each HCSL clock driver minus power dissipated in the load resistors | PoutHCSL | 46 | 48 | mW | Including power to load resistors $\mathrm{R}_{\mathrm{L}}=$ $33 \Omega+50 \Omega$ |
| 7 | Power for each outclk clock driver in 1.5V CMOS mode | $\begin{aligned} & \text { Pout- } \\ & \text { CMOS1.5 } \end{aligned}$ | 5.9 | 6.2 | mW | $C_{L}=10 p F$ <br> @155.52MHz <br> (proportional to freqeuncy and load) |
| 8 | Power for each outclk clock driver in 1.8V CMOS mode | $\begin{aligned} & \text { POut- }^{\text {CMOS1.8 }} \end{aligned}$ | 9 | 10 | mW | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ <br> @155.52MHz <br> (proportional to freqeuncy and load) |
| 9 | Power for each outclk clock driver in 2.5V CMOS mode | PoutCMOS2.5 | 23 | 24 | mW | $C_{L}=10 p F$ <br> @155.52MHz <br> (proportional to freqeuncy and load) |
| 10 | Power for each outclk clock driver in 3.3V CMOS mode | Poutcmos3.3 | 42 | 44 | mW | $C_{L}=10 \mathrm{pF}$ <br> @155.52MHz <br> (proportional to freqeuncy and load) |

[^0]DC Electrical Characteristics - Inputs

|  | Characteristics | Sym. | Min. | Typ. | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | CMOS high-level input voltage | $\mathrm{V}_{\mathrm{CIH}}$ | $0.7 \cdot \mathrm{~V}_{\mathrm{DD}}$ <br> -IO |  |  | V |  |
| 2 | CMOS low-level input voltage | $\mathrm{V}_{\mathrm{CIL}}$ |  |  | $0.3 \cdot \mathrm{~V}_{\mathrm{DD}}$ <br> -IO | V |  |
| 3 | CMOS Input leakage current | $\mathrm{I}_{\mathrm{IL}}$ | -10 |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ or 0 V |

ACIDC Electrical Characteristics - OSCi Input

|  | Characteristics | Sym. | Min. | Typ. | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | CMOS high-level input voltage | $\mathrm{V}_{\mathrm{CIH}}$ | 2.0 |  |  | V |  |
| 2 | CMOS low-level input voltage | $\mathrm{V}_{\mathrm{CIL}}$ |  |  | 0.8 | V |  |
| 3 | Input leakage current | $\mathrm{I}_{\mathrm{IL}}$ | -10 |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ or 0 V |
| 4 | Duty Cycle |  | 40 |  | 60 | $\%$ |  |

DC Electrical Characteristics - High Performance Outputs

|  | Characteristics | Sym. | Min. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | HPCMOS High-level output voltage | $\mathrm{V}_{\mathrm{OH}}$ | $0.8 \cdot \mathrm{AV} \mathrm{VD}$ |  |  | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA} \\ & \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} \end{aligned}$ |
| 2 | HPCMOS Low-level output voltage | V OL |  |  | $0.2 \cdot \mathrm{AV}_{\mathrm{DD}}$ | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA} \\ & \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} \end{aligned}$ |
| 3 | LVPECL: High-level output voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}} \mathrm{LV} \\ & \mathrm{PECL} \end{aligned}$ | $\begin{aligned} & \mathrm{AV} \mathrm{DD} \\ & -1.12 \end{aligned}$ | $\begin{aligned} & \mathrm{AV} \mathrm{VD}_{\mathrm{DD}} \\ & -1.00 \end{aligned}$ | $\begin{aligned} & \mathrm{AV}_{\mathrm{DD}} \\ & -0.88 \end{aligned}$ | V | $\begin{aligned} & R_{L}=50 \Omega \text { to } \\ & A V_{D D}-2 V, \\ & C_{L}=1 p F \end{aligned}$ |
| 4 | LVPECL: Low-level output voltage | $\begin{gathered} \text { VOL_LVP } \\ \text { ECL } \end{gathered}$ | $\begin{aligned} & \hline \mathrm{AV} \mathrm{DD} \\ & -1.81 \end{aligned}$ | $\begin{aligned} & \mathrm{AV} \mathrm{DD} \\ & -1.71 \end{aligned}$ | $\begin{gathered} \mathrm{AV} \mathrm{DD} \\ -1.55 \end{gathered}$ | V | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to } \\ & \mathrm{AV}_{\mathrm{DD}}-2 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=1 \mathrm{pF} \end{aligned}$ |
| 5 | LVPECL: Differential output voltage* | VOD_LV PECL | 0.53 | 0.67 | 0.80 | V | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to } \\ & \mathrm{AV}_{\mathrm{DD}}-2 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=1 \mathrm{pF} \end{aligned}$ |

[^1]
## DC Electrical Characteristics - Configurable Outputs

|  | Characteristics | Sym. | Min. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 3.3V CMOS High-level output voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{gathered} \hline 0.8 \cdot \mathrm{~B} 1 \mathrm{~V}_{\mathrm{D}} \\ \mathrm{D}-\mathrm{IO} \\ 0.8 \cdot \mathrm{~B} 2 \mathrm{~V}_{\mathrm{D}} \\ \mathrm{D}-\mathrm{IO} \\ \hline \end{gathered}$ |  |  | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA} \\ & \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} \end{aligned}$ |
| 2 | 3.3V CMOS Low-level output voltage | $\mathrm{V}_{\text {OL }}$ |  |  | $\begin{gathered} 0.2 \cdot{\mathrm{~B} 1 \mathrm{~V}_{\mathrm{DD}}}_{-1 \mathrm{O}}^{0.2 \cdot \mathrm{~B} 2 \mathrm{~V}_{\mathrm{DD}}}-1 \mathrm{O} \\ \hline \end{gathered}$ | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA} \\ & \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} \end{aligned}$ |
| 3 | 2.5V CMOS High-level output voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{gathered} 0.8 \cdot{\mathrm{~B} 1 \mathrm{~V}_{\mathrm{D}}}_{\mathrm{D}-\mathrm{O}}^{0.8 \cdot \mathrm{~B} 2 \mathrm{~V}_{\mathrm{D}}} \\ \mathrm{D}-1 \mathrm{O} \\ \hline \end{gathered}$ |  |  | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA} \\ & \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} \end{aligned}$ |
| 4 | 2.5V CMOS Low-level output voltage | VoL |  |  | $\begin{gathered} \hline 0.2 \cdot{\mathrm{~B} 1 \mathrm{~V}_{\mathrm{DD}}}_{-1 \mathrm{O}}^{0.2 \cdot \mathrm{~B} 2 \mathrm{~V}_{\mathrm{DD}}}+1 \mathrm{O} \\ \hline \end{gathered}$ | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA} \\ & \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} \end{aligned}$ |
| 5 | 1.8V CMOS High-level output voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{gathered} 0.8 \cdot \mathrm{~B} 1 \mathrm{~V}_{\mathrm{D}} \\ \mathrm{D}-\mathrm{O} \\ 0.8 \cdot \mathrm{~B} 2 \mathrm{~V}_{\mathrm{D}} \\ \mathrm{D}-1 \mathrm{O} \end{gathered}$ |  |  | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA} \\ & \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} \end{aligned}$ |
| 6 | 1.8V CMOS Low-level output voltage | $\mathrm{V}_{\mathrm{OL}}$ |  |  | $\begin{gathered} \hline 0.2 \cdot{\mathrm{~B} 1 \mathrm{~V}_{\mathrm{DD}}}_{-1 \mathrm{O}}^{0.2 \cdot \mathrm{~B} 2 \mathrm{~V}_{\mathrm{DD}}}-1 \mathrm{O} \\ \hline \end{gathered}$ | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA} \\ & \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} \end{aligned}$ |
| 7 | 1.5V CMOS High-level output voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{gathered} \hline 0.8 \cdot B 1 V_{D} \\ \mathrm{D}-1 \mathrm{O} \\ 0.8 \cdot \mathrm{~B} 2 \mathrm{~V}_{\mathrm{D}} \\ \mathrm{D}-1 \mathrm{O} \\ \hline \end{gathered}$ |  |  | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA} \\ & \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} \end{aligned}$ |
| 8 | 1.5V CMOS Low-level output voltage | V OL |  |  | $\begin{gathered} 0.2 \cdot{\mathrm{~B} 1 \mathrm{~V}_{\mathrm{DD}}}_{-10} \\ 0.2 \cdot \mathrm{~B} 2 \mathrm{~V}_{\mathrm{DD}} \\ -1 \mathrm{O} \end{gathered}$ | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA} \\ & \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} \end{aligned}$ |
| 9 | LVPECL: High-level output voltage | $\begin{gathered} \hline \mathrm{V}_{\mathrm{OH}+L V} \\ \mathrm{PECL} \end{gathered}$ | $\begin{aligned} & \hline \mathrm{AV}_{\mathrm{DD}} \\ & -1.12 \end{aligned}$ | $\begin{aligned} & \mathrm{AV} \mathrm{VD}_{\mathrm{DD}} \\ & -1.00 \end{aligned}$ | $\begin{aligned} & \mathrm{AV}_{\mathrm{DD}} \\ & -0.88 \end{aligned}$ | V | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to } \\ & \mathrm{AV}_{\mathrm{DD}}-2 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=1 \mathrm{pF} \\ & \hline \end{aligned}$ |
| 10 | LVPECL: Low-level output voltage | $\begin{gathered} \text { VOL_LV } \\ \text { PECL } \end{gathered}$ | $\begin{gathered} \mathrm{AV} \mathrm{DD} \\ -1.81 \end{gathered}$ | $\begin{aligned} & \mathrm{AV}_{\mathrm{DD}} \\ & -1.71 \end{aligned}$ | $\begin{gathered} \mathrm{AV} \mathrm{DD} \\ -1.55 \end{gathered}$ | V | $\begin{aligned} & R_{\mathrm{L}}=50 \Omega \text { to } \\ & \mathrm{AV} \mathrm{~V}_{\mathrm{DD}}-2 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=1 \mathrm{pF} \end{aligned}$ |
| 11 | LVPECL: Differential output voltage | $\begin{aligned} & \text { VOD_LV } \\ & \text { PECL } \end{aligned}$ | 0.48 | 0.64 | 0.80 | V | $\begin{aligned} & R_{L}=50 \Omega \text { to } \\ & A V_{D D}-2 V, \\ & C_{L}=1 p F \\ & \hline \end{aligned}$ |
| 12 | LVDS: High-level output voltage | $\begin{gathered} \mathrm{V}_{\mathrm{OH} \_L V} \\ \mathrm{DS} \end{gathered}$ | 1.18 | 1.30 | 1.47 | V | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=100 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=1 \mathrm{pF} \end{aligned}$ |
| 13 | LVDS: Low-level output voltage | $\begin{gathered} \mathrm{V}_{\mathrm{OL} \_\mathrm{LV}} \\ \mathrm{DS} \end{gathered}$ | 0.91 | 0.98 | 1.10 | V | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=100 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=1 \mathrm{pF} \end{aligned}$ |

DC Electrical Characteristics - Configurable Outputs

| 14 | LVDS: Differential output <br> voltage | $\mathrm{V}_{\text {OD_LV }}$ <br> DS | 0.27 | 0.32 | 0.37 | V | $\mathrm{R}_{\mathrm{L}}=100 \Omega$, <br> $\mathrm{C}_{\mathrm{L}}=1 \mathrm{pF}$ |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| 15 | LVDS: output offset voltage | $\mathrm{V}_{\text {OFF_L }}$ <br> VDS |  | 30 | mV | $\mathrm{R}_{\mathrm{L}}=100 \Omega$, <br> $\mathrm{C}_{\mathrm{L}}=1 \mathrm{pF}$ |  |
| 16 | HCSL: High-level output <br> voltage | $\mathrm{V}_{\text {OH_H }}$ <br> CSL | 0.6 | 0.7 | 0.9 | V | $\mathrm{R}_{\mathrm{L}}=50 \Omega$ <br> each <br> to ground <br> $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |
| 17 | HCSL: Low-level output <br> voltage | $\mathrm{V}_{\text {OL_H }}$ <br> CSL | 0.00 | 0.01 | 0.03 | V | $\mathrm{R}_{\mathrm{L}}=50 \Omega$ <br> each to <br> ground <br> $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |

AC Electrical Characteristics* - Output Timing Parameters Measurement Voltage Levels (see Figure 24)

|  | Characteristics | Sym. | CMOS | LVPECL | LVDS | Units |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| 1 | Threshold Voltage | $\mathrm{V}_{\mathrm{T}-\mathrm{CMOS}}$ <br> $\mathrm{V}_{\mathrm{T}-\mathrm{LVPECL}}$ <br> $\mathrm{V}_{\mathrm{T}-\mathrm{CML}}$ | $0.5 \mathrm{~V}_{\mathrm{DD}}$ | $0.5 \mathrm{~V}_{\mathrm{OD} \_ \text {LVPECL }}$ | $0.5 \mathrm{~V}_{\mathrm{OD} \text { _CML }}$ | V |
| 2 | Rise and Fall Threshold <br> Voltage High | $\mathrm{V}_{\mathrm{HM}}$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | $0.8 \mathrm{~V}_{\mathrm{OD} \text { _LVPECL }}$ | $0.8 \mathrm{~V}_{\mathrm{OD} \text { _CML }}$ | V |
| 3 | Rise and Fall Threshold <br> Voltage Low | $\mathrm{V}_{\mathrm{LM}}$ | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | $0.2 \mathrm{~V}_{\mathrm{OD} \text { _LVPECL }}$ | $0.2 \mathrm{~V}_{\mathrm{OD} \text { _CML }}$ | V |

* Supply voltage and operating temperature are as per Recommended Operating Conditions
* Voltages are with respect to ground (GND) unless otherwise stated

ALL SIGNALS


Figure 24 - Timing Parameter Measurement Voltage Levels

AC Electrical Characteristics* - Outputs (see Figure 25).

|  | Characteristics | Sym. | Min. | Typ. | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Clock skew between high performance <br> outptus | $\mathrm{t}_{\text {OUT2OUTD }}$ | -1 | 0 | 1 | ns |  |
| 2 | Clock skew between configurable <br> outputs | $\mathrm{t}_{\text {OUT2OUTD }}$ |  | 0 |  | ns |  |
| 3 | Output clock Duty Cycle | $\mathrm{t}_{\text {PWH }}, \mathrm{t}_{\text {PWL }}$ | $45 \%$ | $50 \%$ | $55 \%$ | Duty <br> Cycle |  |
| 4 | hpdiff (LVPECL) Output clock rise or <br> fall time | $\mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\mathrm{f}}$ | 265 | 370 | 515 | ps |  |
| 5 | hpoutclk (LVCMOS) clock rise and fall <br> time | $\mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\mathrm{f}}$ | 620 | 950 | 1490 | ps | 10 pF <br> load |
| 6 | Output Clock Frequency (hpdiff) | $\mathrm{F}_{\text {hpdiff }}$ |  |  | 750 | MHz |  |
| 7 | Output Clock Frequency (hpoutclk) | $\mathrm{F}_{\text {hpout }}$ |  |  | 177.5 | MHz |  |
| 8 | Output Clock Frequency (single-ended <br> configurable outclk outputs) | $\mathrm{F}_{\text {out }}$ |  |  | 160 | MHz |  |
| 9 | Output Clock Frequency (differential <br> configurable outclk outputs) | $\mathrm{F}_{\text {out_diff }}$ |  |  | 350 | MHz |  |

* Supply voltage and operating temperature are as per Recommended Operating Conditions


Figure 25 - Output Timing Referenced To hpclkout0/clkout0

Functional waveforms and timing characteristics for the LSB first mode are shown in Figure 26, and Figure 27 describe the MSB first mode. Table 6 shows the timing specifications.

| Specification | Name | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: |
| sck period | tcyc | 124 |  | ns |
| sck pulse width low | tclkl | 62 |  | ns |
| sck pulse width high | tclkh | 62 |  | ns |
| si setup (write) from sck rising | trxs | 10 |  | ns |
| si hold (write) from sck rising | trxh | 10 |  | ns |
| so delay (read) from sck falling | txd |  | 25 | ns |
| cs_b setup from sck falling (LSB first) | tcssi | 20 |  | ns |
| cs_b setup from sck rising (MSB first) | tcssm | 20 |  | ns |
| cs_b hold from sck falling (MSB first) | tcshm | 10 |  | ns |
| cs_b hold from sck rising (LSB first) | tcshi | 10 |  | ns |
| cs_b to output high impedance | tohz |  | 60 | ns |

Table 6 - Serial Peripheral Interface Timing


Figure 26 - Serial Peripheral Interface Timing - LSB First Mode


Figure 27 - Serial Peripheral Interface Timing - MSB First Mode

The timing specification for the $\mathrm{I}^{2} \mathrm{C}$ interface is shown in Figure 28 and Table 7.

| Specification | Name | Min. | Typ. | Max. | Units |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SCL clock frequency | $\mathrm{f}_{\text {SCL }}$ | 0 |  | 400 | kHz | Note |
| Hold time START condition | $\mathrm{t}_{\text {HD:STA }}$ | 0.6 |  |  | us |  |
| Low period SCL | $\mathrm{t}_{\text {LOW }}$ | 1.3 |  |  | us |  |
| Hi period SCL | $\mathrm{t}_{\text {HIGH }}$ | 0.6 |  |  | us |  |
| Setup time START condition | $\mathrm{t}_{\text {SU:STA }}$ | 0.6 |  |  | us |  |
| Data hold time | $\mathrm{t}_{\text {HD:DAT }}$ | 0 |  | 0.9 | us |  |
| Data setup time | $\mathrm{t}_{\text {SU:DAT }}$ | 100 |  |  | ns |  |
| Rise time | $\mathrm{t}_{\mathrm{r}}$ |  |  |  | ns | Determined by choice of pull- <br> up resistor |
| Fall time | $\mathrm{t}_{\mathrm{f}}$ | $20+$ <br> $0.1 \mathrm{C}_{\mathrm{b}}$ |  | 250 | ns |  |
| Setup time STOP condition | $\mathrm{t}_{\text {SU:STO }}$ | 0.6 |  |  | us |  |
| Bus free time between <br> STOP/START | $\mathrm{t}_{\text {BUF }}$ | 1.3 |  |  | us |  |
| Pulse width of spikes which <br> must be suppressed by the <br> input filter | $\mathrm{t}_{\text {SP }}$ | 0 |  | 50 | ns |  |
| Max capacitance for each I/O <br> pin |  |  |  | 10 | pF |  |

Table $7-I^{2} \mathrm{C}$ Serial Microport Timing


Figure $28-I^{2} \mathrm{C}$ Serial Microport Timing

### 10.0 Performance Characterization

### 10.1 Output Clocks RMS Jitter Generation

| Output Frequency | Jitter <br> Measurement <br> Filter | Max. | Units | Notes |
| :--- | :---: | :---: | :--- | :--- |
| 622.08 MHz | $50 \mathrm{kHz}-80 \mathrm{MHz}$ | 0.63 | $\mathrm{ps}_{\mathrm{rms}}$ |  |
|  | $12 \mathrm{kHz}-20 \mathrm{MHz}$ | 0.72 | $\mathrm{ps}_{\mathrm{rms}}$ |  |

Table 8 - Jitter Generation Specifications - HPDIFF Outputs

| Output Frequency | Jitter <br> Measurement <br> Filter | Max. | Units | Notes |
| :--- | :---: | :---: | :--- | :--- |
| 25 MHz | $12 \mathrm{KHz}-5 \mathrm{MHz}$ | 0.99 | $\mathrm{ps}_{\mathrm{rms}}$ |  |
| 77.76 MHz | $12 \mathrm{KHz}-20 \mathrm{MHz}$ | 1.04 | $\mathrm{ps}_{\mathrm{rms}}$ |  |
| 125 MHz | $12 \mathrm{KHz}-20 \mathrm{MHz}$ | 0.85 | $\mathrm{ps}_{\mathrm{rms}}$ |  |
| 156.25 MHz | $12 \mathrm{KHz}-20 \mathrm{MHz}$ | 0.92 | $\mathrm{ps}_{\mathrm{rms}}$ |  |

Table 9-Jitter Generation Specifications - HPOUT Outputs

| Output Frequency | Jitter <br> Measurement <br> Filter | Typ | Max. | Units | Notes |
| :--- | :--- | :---: | :---: | :--- | :--- |
| 25 MHz | $12 \mathrm{KHz}-5 \mathrm{MHz}$ | 2.7 | TBD | $\mathrm{ps}_{\mathrm{rms}}$ |  |
| 77.76 MHz | $12 \mathrm{KHz}-20 \mathrm{MHz}$ | 1.7 | TBD | $\mathrm{ps}_{\mathrm{rms}}$ |  |
| 125 MHz | $12 \mathrm{KHz}-20 \mathrm{MHz}$ | 2.8 | TBD | $\mathrm{ps}_{\mathrm{rms}}$ |  |
| 156.25 MHz | $12 \mathrm{KHz}-20 \mathrm{MHz}$ | 4.2 | TBD | $\mathrm{ps}_{\mathrm{rms}}$ |  |

Table 10 - Jitter Generation Specifications - Configurable Outputs driven from High Performance Synthesizers - Differential Mode

| Output Frequency | Jitter <br> Measurement <br> Filter | Typ | Max. | Units | Notes |
| :--- | :--- | :---: | :---: | :--- | :--- |
| 25 MHz | $12 \mathrm{KHz}-5 \mathrm{MHz}$ | 13.1 | TBD | $\mathrm{ps}_{\mathrm{rms}}$ |  |
| 77.76 MHz | $12 \mathrm{KHz}-20 \mathrm{MHz}$ | 14.3 | TBD | $\mathrm{ps}_{\mathrm{rms}}$ |  |
| 125 MHz | $12 \mathrm{KHz}-20 \mathrm{MHz}$ | 14.9 | TBD | $\mathrm{ps}_{\mathrm{rms}}$ |  |
| 156.25 MHz | $12 \mathrm{KHz}-20 \mathrm{MHz}$ | 14.7 | TBD | $\mathrm{ps}_{\mathrm{rms}}$ |  |

Table 11-Jitter Generation Specifications - Configurable Outputs driven from General Purpose Synthesizers - Differential Mode

### 10.2 Output Clocks Cycle-to-Cycle Jitter Generation

| Output Frequency | Max. | Units | Notes |
| :--- | :--- | :--- | :--- |
| 125 MHz | 29.2 | $\mathrm{ps}_{\text {PK-PK }}$ |  |
| 156.25 MHz | 28.2 | $\mathrm{ps}_{\mathrm{PK}-\mathrm{PK}}$ |  |
| 212.5 MHz | 27.9 | ps |  |

Table 12-Jitter Generation Specifications - HPDIFF Outputs

### 11.0 Thermal Characteristics

| Parameter | Symbol | Test Condition | Value | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Junction to Ambient Thermal Resistance | $\theta_{\mathrm{ja}}$ | Still Air <br> $1 \mathrm{~m} / \mathrm{s}$ <br> $2 \mathrm{~m} / \mathrm{s}$ | 29.7 <br> 26.5 <br>  |  |
|  |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |
|  | $\theta_{\mathrm{jc}}$ |  | 7.3 |  |
| Junction to Case Thermal Resistance | $\mathrm{T}_{\text {jmax }}$ |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| Maximum Junction Temperature * | $\mathrm{T}_{\mathrm{A}}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Ambient Temperature |  | 85 | ${ }^{\circ} \mathrm{C}$ |  |

* Proper thermal management must be practiced to ensure that $T_{j m a x}$ is not exceeded

Table 13-Thermal Data

### 12.0 Mechanical Drawing



### 13.0 Package Markings

### 13.1 100-pin BGA. Package Top Mark Format



Figure 29 - Non-customized Device Top Mark


Figure 30 - Custom Factory Programmed Device Top Mark

| Line | Characters | Description |
| :---: | :---: | :---: |
| 1 | ZL30230 | Part Number |
| 2 | F | Fab Code |
| 2 | R | Product Revision Code |
| 2 | e 1 | Denotes Pb-Free Package |
| 3 | YY | Last Two Digits of the Year of Encapsulation |
| 3 | WW | Work Week of Assembly |
| 3 | A | Assembly Location Code |
| 3 | ZZ | Assembly Lot Sequence |
| 4 | CCID | Custom Programming Identification Code |
| 4 | WP | Work Week of Programming |

Table 14 - Package Marking Legend


## Microsemi.

## Microsemi Corporate Headquarters

 One Enterprise, Aliso Viejo, CA 92656 USAWithin the USA: +1 (800) 713-4113
Outside the USA: +1 (949) 380-6100
Sales: +1 (949) 380-6136
Fax: +1 (949) 215-4996
E-mail: sales.support@microsemi.com
© 2015 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense \& security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3,400 employees globally. Learn more at www.microsemi.com.

[^2]
[^0]:    * Supply voltage and operating temperature are as per Recommended Operating Conditions.
    * Voltages are with respect to ground (GND) unless otherwise state.

[^1]:    * Output swing is guaranteed for frequency up to 720 MHz , it may decrease by 50 mv if the frequency is greater than 720 MHz

[^2]:    Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

